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With the need for better conductivity materials for the transistor back-end 
interconnect system, the industry has switched from the use of aluminum to copper as 
the metal of choice. However, copper tends to diffuse into the surrounding dielectric 
materials, causing contamination of the junctions and electrical shortings. The use of a 
diffusion barrier in the metal lines is imperative for the successful implementation of 
copper into the system. Advancing technology requires robust ultra-thin barriers 
without sacrificing reliability. The present work investigates the various implications 
of implementing Ta based barriers with copper in the backend interconnect system. It 
consists of the following 4 main parts. 
 
The first part investigates the effect of nitrogen flow rate on the phase formation of 
TaN formation through IPVD deposition as well as its effect on the subsequent 
deposition of Cu seed and the bulk Cu layer. The objective is to understand the barrier 
characteristics and its effect, if any, on the formation of Cu(111) phases. The four 
main phases of Orthorhombic, Hexagonal, BCC and FCC were found to be present in 
the TaN film, with BCC and Orthorhombic phases being the major constituents across 
different flow rates of nitrogen. A summary of the different crystallographic 
orientations has been recorded. The presence of a high percentage of BCC TaN 
substrate was found to increase the formation of Ta <110>. Contrary to former 
reports, it was found that the presence of Ta<110> does not facilitate the growth of 
Cu<111> seed layer. Furthermore, thicker electroplated Cu always attain a <111> 







The second part of the project involves quantification of the adhesion strength of 
diffusion barrier films to FTEOS dielectric. The objective is to investigate the 
adhesion strength differences between Ta and TaN single layer and Ta/TaN bilayer 
film.  This was conducted by a method known as modified edge lift off test (MELT).  
Stress migration tests were then carried out on structures designed for qualifying the 
low-k interconnect systems reliability and failure analysis reviewed problems in the 
pre-cleaning step before Cu deposition. Further testing with different sputter gas, 
annealing time and temperature revealed that sputtering with N2 and annealing at 
higher temperatures reduced the Cu/barrier adhesion due to likely formation of TaN at 
the Cu/Ta interface. Corrective steps in the depositing process have been investigated 
and were shown to improve overall reliability of the structures. 
 
The third part involves the development work done at CIBA on the HRBS system that 
would be used extensively to study the reliability of ultrathin ALD TaN barriers. Due 
to the inherent complexity of equipment setup, data acquisition and processing in the 
HRBS system, several analyses on the data collection and processing methods were 
carried out, with addition improvement to the hardware for background reduction so 
as to ensure accuracy in the results. Finally the last part of the project involves 
characterization of the ultra-thin 1-3nm ALD TaN and 10nm Ta/TaN bilayer via 
various surface analytical techniques, with quantitative studies of Cu diffusion by 
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CHAPTER 1: INTRODUCTION 
 
 
The demand for better functionality, improved manufacturability, and higher reliability in 
modern integrated circuits (ICs) has been the main driving force for the development of 
faster devices with increasingly complex  interconnect systems. The functionality aspect 
is improved by increasing clock frequency through the downward scaling of device sizes. 
As device size decreases, the metal interconnects, which are responsible for carrying 
currents between local and global-linked transistors, will need to decrease their line 
widths and pitches correspondingly. The decrease of the cross sectional areas of the 
interconnect system will cause a corresponding increase in the overall line resistance and 
also capacitance delays in the switching signals (RC delays) due to fringing capacitance 
between wires in close proximity within the metal layers. Therefore, the performance of 
integrated circuits would be significantly affected by changes made to the chip’s wiring 
scheme. Also, as technology advances to deep sub-micron levels, the interconnect lines 
will gain higher aspect ratios due to the decrease in their dimensions. More advanced 
manufacturing techniques would be required to produce these high aspect ratio lines, in 
which a failure to do so would make the device highly susceptible to line yield problems.  
 
In addition to the scaling down of critical dimensions, maximum chip size is increasing 
due to the increase in total number of transistors per chip. The parasitic loading of the 
longest lines is increasing as a result, and on-chip wiring delays have been recorded to 
exceed 50% of the cycle time of the fastest logic chips. Significant improvement must be 
made to reduce the interconnect delay time without jeopardizing reliability. One way to 




improve limited device speed is to decrease the routing length by increasing the number 
of metallization layers. These metallization layers are metal lines (shown in the Figure 1) 
that are stacked layers of wirings used for sending signals and power supply between 
devices. In between two metal layers are via plugs connecting the two different levels. 
The lower metal layers (M1) nearer to the front end transistors are used for local 
interconnections between devices whereas the middle layers (M2-M6) are for global 









Figure 1.1 Cross-sectional view of a 7 metal layer stack interconnect system. 
 
However, having more metal layers requires additional processing steps, increases 
manufacturing time and cost, increasing chances of introducing manufacturing defects 
and requires investment in newer technologies. Another possible alternative would be to 
change to new conducting and dielectric materials. The industry is always on the search 
for lower resistance interconnects and dielectric constant insulators that are able to 
decrease electrical signal delay and postpone the need for further scaling and additional 
levels of metal.  




Back end integrated circuit metallization, which are tiny interconnect wires linking front 
end transistors both locally and globally, was predominantly fabricated by aluminum 
alloys using sputtering deposition and etching processes. These alloys are conductive, 
and are able to form a passivating oxide film that allows them to be easily patterned and 
etched to form the interconnect routes. But for deep sub-micron technology, the urgent 
need for lower RC delays has caused the IC industry to embrace the use of copper as the 
metal of choice for future technological nodes. 
 
There are some major challenges that must be overcome in order to obtain a reliable 
copper interconnect system. Besides the main problems of fabrication plant conversion, 
tools and process development for the copper backend system, the use of copper and new 
low-k dielectric materials give rise to additional issues such as copper diffusion, 
additional manufacturing steps, copper barrier selection and deposition, barrier influence 
on underlying copper crystallography as well as adhesion and structural reliability of the 
low k dielectric with copper. The situation is exacerbated by the need to decrease the 
dimensions of the interconnect wirings due to the shrinking of device sizes. These new 
areas of studies and designing innovative methods of experimental testing will always be 










1.1  Motivation and chapter overview  
The motivation of the research presented here is to study the deposition, characteristics 
and properties of Ta-based diffusion barriers used in the Cu backend interconnect system 
using different surface analytical techniques. It includes the study of thin (10-20nm) and 
ultra-thin(1-5nm) single and bi-layer Ta-based film diffusion barrier deposited by 
different deposition techniques under varying conditions. The development and usage of 
a high-resolution RBS system for studying thermal diffusion of Cu through the ultra-thin 
diffusion barriers in a non-destructive way was undertaken. Chapter 1 through 6 cover the 
background information pertaining to the research and Chapters 6 through 9 cover the 
details of the mentioned work and Chapter 10 gives a summary of this dissertation and 
recommendation for future work. 
 
In Chapter 1, the ongoing industrial trends and some of the challenges faced by the use of 
copper in the IC backend interconnect system for deep sub-micron level technologies 
have been reviewed.  
 
Chapter 2 explores the challenges and criteria for the IC backend interconnect system and 
a review of the Cu dual damascene method.  
 
Chapter 3, introduces the concept of diffusion barriers, explains different factors that 
makes up a good diffusion barrier and gives a review of the properties of tantalum (Ta) 
and its nitride compound (TaN).  
  




Chapter 4 describes the various barrier deposition techniques that were used in this 
dissertation and their significance and Chapter 5 the surface analysis techniques used in 
this project respectively. 
 
 Chapter 6 describes the experiments conducted to study the effects of nitrogen flow rate 
on the microstructure of the bi-layer diffusion barrier (Ta on TaN). The effects on the 
microstructure of the copper seed and the thicker electroplated copper on the Ta substrate 
are investigated.  
 
Chapter 7 presents the reliability tests based on adhesion studies done on different 
combinations of barriers on the low-k Fluorinated Tetryl-Ethyl Ortho-Silicate (FTEOS) 
dielectric material by a novel test method known as Modified Edge Lift Off Test (MELT) 
which allows for the quantification of the adhesion strength at the weakest interface as 
well as stress migration experiments that were conducted to identify and understand the 
common sites of failure. 
 
Chapter 8 is devoted to the development of the High Resolution RBS machine at the 
Centre of Ion Beam Analysis (CIBA) which forms an integral part of the research work 
in the course of this study. The subsequent Cu diffusion studies on ultra-thin samples rely 
strongly on the background work developed in this chapter.  
  
 




Chapter 9 is devoted to the study of thermal stability of thin and ultra-thin diffusion 
barrier in Cu/Low-k interconnect system. The investigation is conducted on different Ta 
based barrier (single and bilayer) deposited by differing methods and thermally stressed 
under different temperature conditions. The failure mechanisms and the leading factors 
are evaluated by different surface analytical methods. 
 

















CHAPTER 2: COPPER METALLIZATION IN BACK-END 
INTERCONNECT SYSTEM 
 
2.1 Fundamental Issues in Integrated Circuits 
 
The need for more processing power in IC chips has drive manufacturers to improve on 
chip designs and layouts, and to the use of innovative materials for both the front and 
backend systems.  As the technological focus advances rapidly towards deep sub-
nanometer regime, the miniaturization of devices results in faster transistor switching 
times which greatly increases on-chip performance. However, the backend of line 
interconnect system faces a few fundamental issues that are limiting the performance of 
these IC chips. Briefly, they are concerning RC delays, cross talks and heat generation 
which are ongoing issues that need to be addressed. 
 
 
 (a) RC delay 
Due to the closely packed positions of the interlayer interconnect wirings and the overall 
increase in the length and a significant decrease in the width of the wiring, the 
transmission time of electrons is delayed by a significant factor known as the RC time 
delay factor. From the maximum voltage output equation: 





= −  
 





a higher output voltage can be obtained by keeping RC delays to a minimum, where R 
and C are, respectively the effective total resistance of the interconnection and 
capacitance associated with the dielectric [1].  
 










where ρ,d, L are the resistivity, thickness and length of the interconnection respectively, 
and εο, κ and dILD are the dielectric permittivity of free space, inter level dielectric 
constant (ILD) and thickness respectively [1]. Lowering the RC delay would require 
either or both the resistivity and the dielectric permittivity to be reduced as the overall 
lengths of the wires is not easily changed. The resistivity is affected by several factors 
such as film thickness, defect density, crystallographic orientation, grain size and stress. 
Usually for wider interconnect wires in sub-micron technology, the resistivity is 
independent of the thickness of the wire [2] but when the wire dimensions become close 
to the mean free path of the electrons, the dependency on wire thickness will increase. 
Limiting factors are the grain size and the presence of boundaries which will serve as 
scattering surfaces for electrons. Impurities in the metal film, dislocations and defects 
also exacerbate this scattering effect and increase the overall resistance of the wiring. An 
increase in operating temperature due to larger current densities in the smaller 
interconnects also serves to have a proportional increase in the resistance of the film due 
to the positive temperature coefficient of resistance. Also, the effects of fringe field 
capacitance from the interlayer dielectric will add on to this delay factor significantly [1]. 





(b) Heat generation 
Due to the higher current densities flowing within the narrower interconnect system, heat 
generation and dissipation has become a huge concern for backend engineers. 
Contemporary devices are known to generate large amounts of heat energy that have 
approximately equivalent energy densities as rocket emissions. Removing the vast 
amount of heat requires proper designs for adequate cooling as well as the proper 
selection of materials that can withstand this heating process. Interconnect metal films 
may develop substantial intrinsic stresses during deposition, and  due to a wide mismatch 
in the coefficients of thermal expansion with other adjacent refractory barrier or dielectric 
materials, large stresses could be generated upon heating that could give rise to film 
adhesion related problems leading to  potential structural failure.  
 
(c) Cross Talk 
For processing speeds exceeding 100MHz, alternating electrical pulses through the 
interconnect wires that are in close proximity can induce significant voltages in 
neighboring unpowered lines [3]. The situation will be worsened by the decrease of the 
spacing between the wires due to miniaturization. It has been reported that a 0.5 µm 
spacing in the interconnect wires could generate crosstalk as high as 70% of the total 
voltage applied to the driven line [3]. The false signal effect would significantly affect the 
chips performance during usage. Therefore, strict control of interconnect aspect ratio and 
pitch spacing between wires has to be enforced to minimize this problem. 
 
 





2.2 Cu Metallization in Interconnect System 
To minimize the effect of the issues discussed, and to optimize performance, there is a 
need to utilize better materials and improve interconnect design layout. The wiring 
material chosen should have desirable electrical properties, including low resistivity and 
low temperature coefficients of resistance. It must have suitable physical properties and 
be stable and adhere well to other adjacent materials in the layout. It must also have low 
chemical reactivity and good process compatibility with existing methods of 
manufacturing. 
 
The use of copper as the new interconnect material does satisfy several requirements 
listed above. Copper is a better electrical conductor than aluminum. The bulk resistivity 
of copper is 1.67 µΩ-cm at room temperature, compared to approximately 3.0 - 3.2µΩ-
cm for typical aluminum alloy metallization [3]. The higher conductivity of copper 
simplifies interconnect routing. This reduces the number of interconnect levels from 12 to 
6, which removes the need for more than 200 additional process steps which will have an 
impact on device yield [2]. The lower resistivity of copper interconnects allows higher 
current densities, even for reduced cross-sections of conductors in more advanced 
devices. Therefore, chips with copper interconnects will operate with approximately 30% 
less power at a given frequency than chips with aluminum interconnects [2]. This 
technology will enable devices with significantly higher performance for mobile 
applications. The thermal conductivities of copper and aluminum are 3.98 W/cm-°C and 
2.37 W/cm-°C, respectively [2]. This translates into superior reliability for copper 
interconnects, since they are less susceptible now to effects of joule heating and hot spot 





generation within the interconnects during operation. Copper is also more thermally 
stable than aluminum due to its higher melting point of 1086 °C, compared to 660 °C for 
aluminum [2]. With a lower coefficient of thermal expansion (CTE) and higher specific 
heat capacity compared to Al, Cu is showing better resistance to temperature dependent 
reliability problems such as thermal stressing and stress migration. Research has  shown 
that copper metallization is able to provide a dramatic improvement (10 to 100 times) in 
resisting electro-migration [5-8] and stress-induced voiding [7] than Al due to its higher 
yield strength that resist plastic flow of Cu atoms under thermal or electrical stressing, 
both of which are major reliability problems in the interconnect system. Due to the 
anisotropic nature of Cu, different material properties can be obtained by depositing the 
Cu film in certain crystallographic orientations by using suitable underlying substrate or 
utilizing special depositing conditions. It has been reported that (111) textured Cu film 
can resist electromigration four times better than (100) textured Cu films and Cu (111) 
films have elastic modulus three times higher than in the (100) directions [9]. This could 
be done by providing sufficient thermal energy by post- process annealing at ~450°C to 














2.2.1 Challenges of implementing copper metallization 
Albeit its suitable properties as a replacement metal for backend metallization, 
implementing copper into the backend system gives rise to certain processing difficulties 
and reliability issues which were non-existent while using its aluminum counterpart. 
Potential difficulties associated with fabricating copper metallized devices can be 
summarized as follows [2-4]: 
 
1. Copper diffuses very rapidly in silicon and conventional dielectrics, which could 
cause severe threshold-voltage shifts and junction leakage. Also, copper can cause 
inter- and intra-level short-circuiting, thereby requiring that it be encapsulated on 
all sides with suitable barrier layers. The encapsulation must be thorough and has 
to be repeated for all levels of metallization. 
 
2. Copper lines cannot be easily patterned like those made of Al-alloys. The lack of 
volatile copper compounds does not allow easy etching of copper lines using 
conventional reactive ion etching techniques. Therefore, new techniques known 
as dual damascene fabrication have become mandatory for the production of Cu 
devices. 
 
3. Copper readily oxidizes (and corrodes) even in the clean room environment at low 
temperatures, unlike aluminum, which forms a self-passivating oxide. Thus 
copper exposed at the top of vias or trenches needs to be protected. Also, electro-





migration will occur along the oxide interface, thus the oxide must be removed (or 
at least reduced) prior to making connections to other metal layers. 
 
4. It is recommended that Cu processing be carried out in a dedicated device 
fabrication line rather than sharing a line already dedicated to Al-alloy 
metallization. Otherwise, it becomes necessary to re-engineer manufacturing 
protocol and control Cu cross contamination in the line. 
 
2.2.2 Fabrication technique: The Dual Damascene Process 
IBM developed and patented the Dual Damascence technology, which utilizes blanket 
dielectric deposition, reactive ion etching and chemical mechanical polishing, for its 4-
Mb DRAM fabrication [10]. This elegant process takes into account the various problems 
faced while constructing the copper lines and uses several innovative processes to 
overcome them. Firstly, the copper is not deposited and etched like the aluminum 
technology. Instead, the dielectric is first etched and the copper will then be deposited by 
electroplating. To overcome the problem of copper diffusing into the dielectric, a suitable 
refractory material is deposited prior to copper electroplating. The end results give a 
multi-level interconnect system, consisting of long copper trench lines and vertical 
circular vias encapsulated in a thin barrier, embedded in suitable interlayer dielectric 
(ILD) to connect the transistors locally as well as globally. To date, there are generally 2 
types of process sequence to form this multi-level interconnect via and line system using 
the dual damascene method, namely the Line First Method and the Via First Method. 
These processes will be further discussed in the following sub-chapters. 











Figure 2.1 Schematic diagrams depicting the Line First Dual Damascene Method 
(after Novellus Systems Inc.) 
 
The process starts out with the alternate deposition of the dielectric materials (green) and 
the etch stop layer (yellow). The thickness of the dielectric material is tailored to include 
both line and via. A layer of photoresist (purple) is then deposited and the line pattern is 
etched into the dielectric via photolithography. Photoresist is then re-deposited for via 
patterning, which is then etched again to form the thinner via space in the dielectric. With 
the complete removal of the leftover photoresist, the damascene structure is now finished. 
A diffusion barrier and a copper seed layer will now be deposited by ionized Physical 
Vapour Deposition (IPVD) method and then electroplating will take place to fill the line 
and via with copper metal. This process will be repeated to make up to 6 to 8 layers of 




Step 1 Step 2 Step 3 Step 4 Step 5 






• Optimizes the etch processes separately.  
• One step thick dielectric deposition (if deposited without etch stop layer) 
 Weakness:  
• Timed etch for the line required (without the etch stop layer).  
• Line etch parameters critical (uniformity, etch rate drift).  
• Line dimensions must be bigger than via dimensions.  
• Via misalignment will reduce the critical via dimensions 































Figure 2.2 Schematic diagrams depicting the Via First Dual Damascene Method 
(after Novellus Systems Inc.) 
 
The process starts out with the alternate deposition of the dielectric materials (green) and 
the etch stop layer (yellow). The thickness of the dielectric material is tailored to include 
both line and via. A layer of photoresist (purple) is then deposited and the via pattern is 
etched into the dielectric via photolithography through the entire dielectric stack. 
Photoresist is then re-deposited for line patterning, which makes use of the plug up via as 
a line etch stop. The stack is etched again to pattern the thick line and with the removal of 







Step 1 Step 2 Step 3 Step 4 Step 5 






• Greater flexibility for dielectric depositions (multi-layer materials with 
different k values).  
• Buried etch stop allows use of low-k material for line dielectric.  
• Dielectric etch for line and via is optimized separately.  
• Best for via critical dimension control  
• Able to use Bottom Anti Reflecting Coating to fill via for resist planarization 
Weaknesses: 
• Deep via etch is more difficult.  
• Removal of polymer at the bottom of the via is difficult.  
• Higher selectivity to buried etch stop is required (buried etch stop is typically 














2.2.3 Diffusion Barrier for Copper  
Cu metallization must be reliable against time-dependent dielectric breakdown (TDDB) 
during prolonged voltage stressing and under extended bias-temperature stressing (BTS). 
It is well recognized that Cu ions can rapidly diffuse through dielectrics to cause a short 
circuit and affect device reliability [1]. This is a concern particularly with the integration 
of low-k dielectric materials for deep sub-micron technologies, since their dielectric 
breakdown strength appears to be lower than that of the common dielectric material, 
SiO2. To prevent Cu diffusion under BTS, the diffusion barrier must maintain its 
functional integrity throughout the useful lifetime of the integrated circuit. Ideally, a 
single material, which satisfies both of these needs, will fully encapsulate the copper 
lines. Resistivity increase associated with the diffusion barrier is minimized if the barrier 
and metal are immiscible and the barrier is thin, since candidate barriers are typically 
materials with high resistivities. Another essential point is to ensure good adhesion 
between the different layers of materials, due to the high stressing created by the 
chemical mechanical polishing (CMP) technique that will be used to planarize the copper 
surface as well as layering of several metal layers with alternate heating and cooling 
processes involved during the fabrication of the backend interconnect system via the dual 











2.2.4 Electroplating Copper Process       
Physical vapor deposition (PVD) seeding and subsequent fill by electroplating have 
become the processes of choice to produce void-free fill of moderate-aspect-ratio (AR) 
damascene features with copper. All electroplating processes require an electrically 
conductive surface film (seed) to promote nucleation and growth [11]. The importance of 
adequate seed conformity and coverage cannot be overemphasized. If the seed coverage 
in a dual damascene structure is discontinuous, then feature fill during Cu electroplating 
becomes difficult and voids will typically be observed along the feature sidewalls [12-





















Figure 2.3 Illustrations and images showing the effects of non-uniform copper seed 
layer(after Novellus Systems Inc.) 
Excess oxidation 











To achieve good filling performance, as well as to extend it to future device geometries, 
the feature profile, seed layer attributes, and key electroplating process and chemistry 
parameters must be optimized to encourage acceleration of deposition near the base of 
damascene features ("bottom-up" fill). The seed layer must possess a smooth and 
continuous morphology. Copper agglomeration at the sidewall can cause center and/or 
bottom voiding during fill (as shown in Figure 2.3 above). Active wafer cooling during 
seed deposition (such as that provided by a cold electrostatic chuck operated at a very 
low temperature) is required to avoid agglomeration of Cu material on the underlying 
barrier [12]. With a continuous seed layer, plating readily initiates on all surfaces, thereby 
allowing subsequent bottom-up fill. In contrast, plating onto agglomerated or 
discontinuous seed material can result in voids near the base, which develop when 
nucleation fails on the lower sidewalls or base of the vias.  
 
 After the seed layer has been deposited, copper sulphate-based electrolytes are 
used to electro-deposit Cu in damascene features (lines and vias) [14]. A variety of 
chemicals such as inhibitors, accelerants, and brighteners, added to the bath for improved 
and consistent fill, make understanding of feature fill mechanisms difficult. Control of 
these additives, including the copper concentration of the bath, becomes critical to get a 
void free filling of the copper trench lines and vias. Electro-deposited copper films 
recrystallise at room temperature immediately following deposition [15]. The 
microstructure change includes an increase in grain size, a decrease in resistivity and 
hardness and changes in stress, with a high degree of twinning. These changes in 
microstructure have been attributed to high stress and dislocations in the film, which in 





turn are related to additives in the electroplating process [15-18]. It is therefore advisable 
to include an intermediate anneal step to present a consistent microstructure for CMP 
processing after electroplating Cu. 
 
2.2.5 Chemical Mechanical Polishing (CMP) 
 
Chemical Mechanical Polishing (CMP) is a polishing process combining mechanical 
polising and chemical etching. It is used to achieve surface planarity in the nanometer 
range, on components such as semiconductor substrates or wafers for the electronics 
industries to minimise lithography issues caused by poor depth of focus control. CMP 
involves rubbing the wafer surface against a soft pad in the presence of a chemically 
active, abrasive containing slurry. CMP is vital in integrated circuit fabrication that 
requires smooth (~ 1 nm), flat (~ 5 mm) surfaces [19]. As the density of structures in a 
given area of a semiconductor device continues to increase, the current model is to build 
interconnects in a three dimensional network of vertical (vias) and horizontal wiring 
(trench lines). CMP is needed to planarize the dielectric layer at each level to ensure the 
success of patterning the structure. After the deposition of copper onto the trench and 
vias, the excess copper will be removed by CMP before the next repetitive layer of 
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CHAPTER 3: DIFFUSION BARRIERS IN CU METALLIZATION 
 
3.1   Introduction 
 
The change to copper-based interconnects in the back-end-of-line interconnect processes 
has given significant challenges in the identification and development of appropriate 
materials and processes to manufacture reliable multilevel metal interconnects. In 
particular, there is a critical need to identify and develop diffusion barriers that are 
capable of preventing the movement of copper into the adjacent dielectric and 
semiconductor regions of the computer chip, causing undesirable effects such as short-
circuiting, threshold voltage shifts, possible voiding and hillocks. The barriers also serve 
as adhesion to contacts by enhancing wettability of Cu to other materials. As 
technological nodes advance, the need for a thinner and reliable Cu diffusion barrier 
becomes imperative to the proper function of the microchip (shown in Table 3.1). This 
chapter aims to discuss the concept of diffusion barriers, the diffusion mechanisms in 
barrier materials and the common diffusion barriers for copper metallization.  
 
YEAR 2007 2008 2009 2010 2011 2012 2015 2017 2020 
Technology 
Node (nm) 
65 57 50 45 40 32 25 20 14 
Barrier 
Thickness (nm) 
4.8 4.3 3.7 3.3 2.9 2.4 1.9 1.5 1.1 
ILD κ value <2.4 <2.4 <2.2 <2.2 <2.2 <2.0 <1.8 <1.8 <1.6 
 
Table 3.1 ITRS Roadmap 2005 Edition [1] 
 





3.2   The Diffusion Barriers Concept 
The concept of the use of barrier layers in metallization systems is described simply as 
two materials that have significant chemical interactions are separated by a thin 
intermediate layer. Practical diffusion barriers are generally divided into 3 main classes. 
(i) Sacrificial barriers, (ii) Stuffed barriers, and (iii) Amorphous diffusion barriers [2]. A 
sacrificial barrier is capable of forming an intermediate layer X after reacting with either 
one or both of the materials A and B. The effectiveness of the barrier is determined by the 
reaction rate. As long as the intermediate layer is not completely consumed in the 
reactions, the separation between the materials A and B will still be effective. The finite 
lifetime and the requirement for an initial thick barrier for reaction are the major 
limitations of sacrificial barriers. For additional protection, the intermediate layer AX or 
BX should be thermodynamically stable against A and B respectively. This means that 
there are no driving forces for reactions at the interfaces A/X and X/B. This is necessary 
but not sufficient for a stable diffusion barrier. It is also necessary to stop or reduce 
diffusion of A and B across X via short-circuit pathways, since there is still a driving 
force for A to diffuse into B and vice versa. This can be achieved either by (1) 
eliminating the short-circuit paths or (2) filling the grain boundaries with appropriate 


















Figure 3.1: Schematic illustration of the three classes of diffusion barriers [2] 
 
The second approach leads to the concept of stuffed barrier. When atoms of A and B 
cannot use the short-circuit paths (they are now occupied by the atoms or molecules 
introduced there on purpose), diffusion is slowed down generally by several orders of 
magnitude. The elimination of short-circuit paths can also be achieved by making the 
structure of the barrier amorphous, which reduces the diffusion pathways through the 
grain boundaries. However, it is possible that the amorphous layers are metastable and 
will eventually crystallize. After crystallization, the newly formed grain boundaries will 
act as short circuit pathways for the diffused atoms. Therefore, the crystallization 












3.3   Diffusion mechanisms in barrier materials 
It is important to have a fundamental understanding of the underlying mechanisms that 
give rise to inter-diffusion phenomena. The placement of chemically reactive atoms in 
close proximity leads to atomic migration in order to lower the overall free energy and 
establish equilibrium [2]. Atomic migration is typically driven by one or more of these 
conditions: Presence of concentration differences, existence of a negative free energy of 
reaction, application of an electric field, availability of thermal energy, generation or 
presence of a strain gradient [2]. 
Atomic migration can result in a diffusion flux, with the net flow of atoms being 








where C is the atomic concentration, J the atomic flux per unit area per second, and x the 
distance. The temperature dependence of the diffusion coefficient D takes on the form of 





= −  
where Do is a constant with respect to temperature, Q is the activation energy for 
diffusion, k is the Boltzmann’s constant, and T the temperature in Kelvin. The diffusion 
parameters Do and Q implicitly contain information on the thermodynamic and kinetic 
properties of the defects responsible for diffusion.  
In the Cu/barrier/dielectric material system, there are three main mechanisms that 
dominate the failure of the diffusion barrier [5,6]: (1) diffusion of copper or substrate 





atoms through bulk defects in the barrier, (2) diffusion of copper along grain boundaries, 
and (3) loss of barrier integrity due to a chemical reaction with the copper and/or 
substrate. The two types of crystal defects that contribute to diffusion are vacancies and 
dislocations. Diffusion through vacancies, defects, and grain boundaries occurs at 
significantly different rates and it has been experimentally observed that lattice diffusion 
rates are directly proportional to the absolute melting temperature Tm of the host material, 
with the corresponding behavior being given by the following empirical relationship [7]: 
 mD AT∝  
where A is a proportionality constant that depends on several factors, including lattice 
structure and material type. For example, diffusion rates due to atom-vacancy exchange 
tend to be the lowest (smallest A constant). Dissociated dislocations exhibit intermediate 
rates, whereas high-angle grain boundaries, which result from a large misfit between 
adjoining grains, have the highest diffusion rates (largest A constant). Although there are 
uncertainties in the estimation of A values for different systems, the empirical 
relationship above provides a reasonable estimate of diffusion rates in different materials 
systems. Therefore, it represents a reasonable guideline in the selection of appropriate 
materials for diffusion barrier applications.  Also, the formula indicates that materials 
with elevated melting points could act as better barriers. 
In this respect, microstructure plays a critical role in the resultant barrier performance. 
Film microstructure can be categorized as single crystal, polycrystalline, nano-crystalline 
and amorphous, shown schematically in Figure 3.2 [8]. Polycrystalline barriers tend to 
yield the poorest barrier performance and are thus the least desirable for diffusion barrier 
applications. This is especially true for barriers with grain sizes on the same order of film 





thickness. This kind of barriers exhibit columnar grain boundaries that extend through the 












Figure 3.2: Barrier microstructure can be categorized as (a) single crystal, (b) 
polycrystalline, (c) polycrystalline columnar, (d) nano-crystalline, and (e) amorphous. [8] 
 
Single crystal diffusion barriers are ideal for diffusion barriers. However, due to several 
material and process constraints, such as lattice mismatch with dielectric substrate and 
processing temperature limitations, it is unlikely to deposit barriers in the single crystal 
form [9]. Therefore, it is more feasible to consider stable nano-crystalline and/or 









3.4   Candidate diffusion barrier for copper metallization 
The dependence of diffusion barrier integrity on the transition melting 
temperature makes it desirable to select barrier materials with a high melting point. This 
selection can help to ensure that even the fastest diffusion mechanism, namely, grain 
boundary diffusion, is negligible at the typical thermal budgets encountered during 
fabrication and operation of the integrated circuit. Therefore, refractory metals and alloys 
with characteristically high melting points and chemical inertness are the potential 
candidates for diffusion barrier applications in Cu-based metallization systems. Various 
refractory transition metals and their binary and ternary compounds have been suggested 
for such applications [10]. The corresponding materials systems are classified into seven 
groups: 
1. Refractory metals such as Cr, Ti, Ta, W, Mo, Co, Pd, and Nb. 
2. Refractory metallic alloys, including TixW1-x, FexW1-x, NixNb1-x, NixMo1-x, IrxTa1-x, and 
IrxZr1-x. 
3. Polycrystalline or amorphous refractory metal-silicon alloys or compounds, such as 
TiSi2, CoSi2, MoxSi1-x, WxSi1-x, TaSi2, Ta74Si26, and CrSi2. 
4. Polycrystalline or amorphous refractory metal-nitrogen, metal-oxygen, metal-carbon, 
and metal-boron compounds, such as TiNx, HfN, W2N, TiC, TaC, TaNx, Mo-O, and TiB2; 
5. Polycrystalline or amorphous silicon-nitrogen and silicon-carbon compounds, such as 
SiNx, SiC, Si3N4, and SiCxNy; 
6. Amorphous ternary barriers that include TixSiyN1-x-y, MoxSiyN1-x-y, WxSiyN1-x-y, 
TaxSiyN1-x-y and WxByN1-x-y; 





7. Polycrystalline or amorphous carbon-based alloys and compounds, such as diamond-
like carbon coatings. 
 
From these selections, W, Ta, and Ti-based binary and ternary compounds are the most 
promising due to their desirable physical, chemical, and electrical properties. An ideal 
barrier must be free of defects, smooth, continuous and conformal at minimal thickness. 
The barrier must have good adhesion and show no interaction with dielectrics and the 
seed layer. In some cases, an adhesion layer may be deposited prior to barrier layer 
deposition. The barrier must be CMP compatible and should not delaminate or crack 
because of mechanical stresses during processing. Although the resistivity of Cu is 
significantly lower than that of Al-alloys, the effective resistance of a Cu line is 
determined by the actual cross-section of the line itself. Therefore, barriers used for 
encapsulating Cu must as thin as possible and those with high resistivity should be 
avoided. Table 3.2 is a summary of the different critical factors affecting the choice of 
choosing a barrier versus the different test materials used [11]. One of the first tested 
barriers was TiN, which was previously employed in the aluminum technology. 
However, due to the weak adhesion tendency with copper, this material was deemed 
unsuitable. TiN/Ta was also eliminated as it was further found that TiN causes copper 















Attribute Cr TiN TiN/Ti Ti/TiN TiN/Ta TaN β-Ta TaN/Ta TaSiN WN 
Cu Barrier No Yes Yes Yes Yes Yes Yes Yes Yes Yes 
Adhesion to ILD Yes Yes Yes Yes Yes Yes No Yes Yes Yes 
Cu on liner 
adhesion Yes No Yes No Yes No Yes Yes No ?/No 
Liner on Cu 
adhesion Yes ? ? Yes ? Yes Yes Yes Yes ? 
Low in plane R Yes No Yes Yes ? No No Yes No No 
Cu poisoning Yes Yes No No Yes Yes Yes Yes ? Yes 
CMP ? No No No No/Yes Yes Yes Yes Yes ? 
Single chamber Yes Yes Yes Yes No Yes Yes Yes Yes Yes 
Via, Contact R Yes Yes No ? Yes Yes Yes Yes Yes ?/Yes 
Contact-R Yes Yes Yes Yes Yes Yes Yes Yes Yes ? 
Cu corrosion ? No No No Yes Yes Yes Yes Yes ? 
Thermal stability ? Yes No No No/Yes Yes Yes Yes ? Yes 
Stress cracking No Yes Yes Yes Yes Yes Yes Yes Yes Yes 
Step coverage ? Yes Yes Yes Yes Yes Yes Yes Yes Yes 
Final No No No No No No No Yes No No 
 
Table 3.2 Comparison of different copper barriers and critical factors for a good barrier 
 
The family of tantalum-based compounds has emerged as the most popular choice. As 
summarized in the above table [11], tantalum and its nitride compounds are good barriers 
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CHAPTER 4: BARRIER DEPOSITION TECHNIQUES 
 
4.1   Introduction 
Sputtering processes are commonly used in the deposition of thin films in the 
microelectronic industry.  Physical vapor deposition (PVD) is one of the many reliable 
processes that gives a uniform thin film on the substrate. In a sputtering process material 
is removed by ion beam impact from a solid cathode. This is accomplished by 
bombarding the cathode with positive ions emitted from, say, a noble gas discharge. 
When heavy ions with high kinetic energy are incident on the cathode, the subsequent 
collisions sputter off atoms from the cathode target. The sputtered atoms are then 
attracted and deposited onto the anode substrate due to a potential difference (bias). This 
process of momentum transfer from impacting ions forms the basis of sputter coating [1].   
 
Sputtering can be done in 3 main environments [2]. At low vacuum (10-5 Torr), the use of 
directed ions for target sputtering is possible. In low gas pressure of less than 5mtorr, a 
plasma ion source is used, so that the pressure is low enough to avoid gas phase collisions 
with the sputtered atoms. Lastly, it is possible to work at a higher gas pressure (5mtorr-
50mtorr), where gas phase collisions do occur that incur a heating effect on the ejected 
particles, providing greater mobility on the substrate surface. Sputter deposition can be 
used to deposit films of a single metallic element or of compound materials by direct 
sputtering from a target or by sputtering from an elemental target in a partial pressure of a 
reactive gas (reactive sputter deposition for TaN). There are various forms of sputter- 
PVD, employing additional magnetic or electrical influences to affect the outcome of the 
process., namely  the diode D.C., diode RF, magnetron D.C. and magnetron RF 





deposition.techniques. The D.C. and RF sputtering techniques will be discussed here as 
the ultra thin films of TaN that were studied in this dissertation were deposited by an 
enhanced modification and combination of these two techniques. More details will be 
elaborated in the relevant chapters. 
 
Due to the ever decreasing device dimensions and increasing aspect ratios in integrated 
circuits, the demand for accurate and conformal film thickness in the sub-nanometer 
regime has pushed sputtering techniques to their limits. Even with modifications to the 
existing process to enhance deposition uniformity, a minimum thickness limitation seems 
to have been reached. The industry is searching for a better alternative to sputtering and 
Atomic Layer Deposition (ALD) has proved to be a capable technique for depositing 
films down to a single monolayer thickness. The technique was originally developed for 
the fabrication of polycrystalline luminescent ZnS for flat panel displays, but it has been 
modified rapidly for adaptation to the deposition of ultra-thin Cu liner and barrier for the 
copper damascene process.  Precursor selection (Metallic versus Organic) as well as 
reaction mechanism at the substrate surface plays an important role in determining the 
properties of the film deposited. The ultra-thin TaN films that were studied in this 
dissertation were deposited by organic ALD precursors and will be elaborated more in 










4.1.1    D.C. Sputtering 
 
 
Figure 4.1 Schematic of a DC sputtering system  
The setup of a D.C. sputtering system is relatively simple yet effective over a large 
surface area. Figure 4.1, shows the layout of the major components in the system. The 
target and substrate are linked to a D.C. source and are temperature adjustable for heating 
the substrate or cooling the target respectively. There is a need to adjust the Ar pressure 
to suit the film deposition rate. Typically, a gas pressure of 100mTorr gives the optimum 
deposition rate for thick films. Maximum sputter voltage is limited to -2 to -5kV. During 
sputtering, a negative bias is placed at the substrate to prevent bombardment by electrons 
and ions from the target and the gas plasma, thereby   improving film uniformity and 
properties. The deposition rate can be controlled by changing the Ar pressure or 
increasing the target voltage. Due to the bombardment by the target atoms, the substrate 
temperature can rise significantly (100-300°C). This can be adjusted by the substrate 
heater or by changing the sputter voltage or bias setting.  
Gas Inlet 





By adding a reactive gas (nitrogen or oxygen) into the chamber during deposition, a 
chemical reaction can take place at the substrate or on the target itself. This is known as 
reactive sputtering and is commonly used to deposit refractory nitride materials such as 
TiN and TaN. In order to prevent poisoning the target, the sputter rate must be set to be 
faster than the chemical reaction occurring at the target. Also, the gas flow needs to be 
adjusted so that the desired stoichiometry of the film is achieved without incorporating 





































Figure 4.2 Schematic of a RF sputtering system 
 
R.F. sputtering uses a 13.56 MHz sinusoidal voltage to drive the source. From the 
schematic diagram in Fig.4.2, we can see that the setup is similar to D.C sputtering 
except for the R.F power source. The substrate and chamber walls are held at ground 
potential. Using this approach, the charge that builds up on a dielectric target is dissipated 
through the second half of the cycle, making it possible to sputter insulating materials. 
When the R.F. power is applied to the cathode (target), the working gas is ionized into 
plasma. The plasma produced by R.F. discharge is an open (dissipative) system. The 
plasma energy can be lost by means of thermal conduction, emission and outflow of 
thermal energy carried by pumping, and is determined by the balance between the input 
R.F. power and these dissipative outflows. The energy dissipated through these means 
largely depends on the discharge condition. Specifically, when the input R.F power is 
fixed, the plasma energy will then depend on the gas pressure. Conversely, when the 
pressure is fixed, the plasma energy will vary with the input R.F. power.  
Gas Inlet 





R.F. sputtering is perhaps the most versatile technique and can be used to deposit 
virtually any material without the need for it to be conductive. The key difference 
between an R.F. system and a DC deposition system is the need for a matching network. 
The matching network is needed to match the impedance of the source to the chamber in 
order to maximize the power transfer from source to load.  
 When the frequency of the R.F source is set less than ~50kHz, the electrons and ions in 
the plasma are still able to switch between the anode and cathode. In this mode, the R.F. 
sputtering is basically acting like conventional DC sputtering on both the target and the 
substrate. When the frequency is above ~50kHz, the heavy positive ions can no longer 
transfer between the anode and cathode. Therefore, sputter deposition occurs when the 
target is negatively biased during the cycle when the positive ions are bombarding against 
it. Since the substrate and the chamber make up an overall large surface for deposition, 
there is less sputtering of the substrate as compared the biased target. However, a bias can 
also be applied to the substrate to increase irradiation, causing resputtering of the 
deposited films [1]. This process is selective such that material at elevated locations on 
the substrate is selectively removed. 
Compared to D.C sputtering, R.F. sputtering can operate at a lower Ar pressure (1-
15mTorr) and the gas plasma is easier to maintain under the R.F conditions. Due to the 
lower gas pressure, there will be few gas collisions which will result in better line of sight 
deposition.  
 





4.1.3   PVD Deposition Variables 
In sputtering deposition, several important process parameters must be well controlled in 
order to produce consistent film properties. They include a clean deposition chamber, 
pressure, gas flow (reactive sputtering), target power and voltage.  
a)    Clean deposition chamber 
A good sputtering system must be coupled with a good vacuum system. The consistent 
vacuum environment allows a reproducible plasma environment to be established. 
Different sputtering targets used in the chamber will deposit the respective materials on 
the chamber walls during normal sputtering deposition. The plasma produces ion 
scrubbing of the chamber’s surfaces which desorbs the coatings off the walls of the 
chamber and contaminates the plasma. The presence of these impurities in the plasma can 
contaminate the target and substrate during deposition. Contamination in the system can 
be reduced by preconditioning the system using a plasma and then flushing the 
contamination from the system. Adequate gas movement should be maintained during 
deposition to prevent the buildup of contamination in the deposition chamber.    
b)   Pressure 
The properties of the deposited films can be affected by the gas pressure. It has been 
shown that film stresses can vary according to pressure [3-5]. Low pressure has been 
found to produce a film with high compressive strain whereas higher pressures give rise 
to a more tensile film. One method of controlling the film stress is to periodically cycle 
the pressure from high to a low value during the deposition [3]. The pressure also 
determines the thermalization of energetic particles in the system. Therefore it is very 
important to have precise pressure measurements for every deposition cycle.    





c)   Gas flow 
In reactive sputter deposition, the gas flow is an important processing variable and in 
non-reactive deposition, gas flow is important in sweeping contaminants from the 
processing chamber. The effect of gas flow has been found to produce different 
crystallographic phases in TaN films [2]. 
 
d)   Target power and voltage 
  Reproducible sputtering parameters call for monitoring the target power (watts/cm2) and 
voltage. In R.F. sputtering, the reflected power from the target is measured and controlled 
by the impedance matching circuit. In reactive deposition, there can be hysteresis on 
target power due to reaction of the target surface with the reactive gas. It has been 
















4.2  Atomic Layer Deposition (ALD)  
Atomic Layer Deposition (ALD) has recently penetrated R&D lines of several major 
memory and logic manufacturers due to the promise of unprecedented control of 
thickness, uniformity, quality and material properties. ALD is a surface controlled layer-
by-layer process for the deposition of thin films with atomic layer accuracy. Each atomic 
layer formed in the sequential process is a result of saturated surface controlled chemical 
reactions. In other words, each sequence consists of several gas-surface chemical 
interactions that are all self-limiting. This self-limiting nature of the sequences is the 
foundation of ALD.   
Figure 4.3 Schematic drawings of a typical ALD process [IC Knowledge]  
As an example, from Figure 4.3, the chamber is first filled with precursor gas ZrCl4, 
causing a monolayer of absorbed ZrCl4 precursor gas to react with the substrate layer and 
form a uniform thin film (step 1 and 2) . The precursor doses are kept high enough to 
achieve surface saturation. Excess gas is then pumped out of the chamber. In step 3, 
another reactive gas, which is designed to react with the first gas, is then introduced into 
the chamber for reaction to form a new monolayer of an oxide compound on the 
substrate. This process is self-limiting and the presence of excess H2O will not change the 





film composition. Hence, a uniform monolayer of ZrO2 is formed on the substrate itself 
(step 4). The process is repeated if a thicker film is desired. The benefits of this layer-by-
layer deposition technique include: ultimate control over the film thickness and 
uniformity (thickness can be increased by repeated processes), excellent conformity over 
the toughest substrate topologies (in via and trenches with high aspect ratios) and robust 
processes (simple process with high reliability). Also, the layer-by-layer growth allows 
one to change the material abruptly after each step, giving the possibility to deposit bi-
layer films such as Ta on TaN in very thin atomic layers. This makes it a very suitable 
process for depositing metal diffusion barriers, especially for future technologies 
whereby the conformity and thickness requirement of the barrier is so demanding since 
the aspect ratios of trenches and vias have increased and advanced PVD methods are 
unable to achieve such uniform deposition. 
4.2.1    Precursor Chemistry and Selection 
Precursor chemistry plays a key role in ALD processes. Not all ALD processes can have 
the same efficiency due to different reacting mechanisms of pairing precursors. For a 
successful reaction, the precursors selected must be volatile and thermally stable, which 
typically requires the use of gases. Precursors must be adsorped on the substrate surface 
rapidly and react with each other to form the desired compound aggressively. In this way, 
the saturation rate can be reached quickly and that helps ensure a reasonably fast 
deposition time. More importantly, the chosen set of precursors must exhibit self limiting 
chemical reactions. To develop the ALD technique, it is clearly necessary to study the  
fundamental processes (adsorption phenomena, surface reactions and growth kinetics) 





both theoretically and experimentally, in order to assess the suitability of  precursor 
candidates materials. 
Once a set of self limiting precursors have been selected, process parameters such as 
precursor exposure, purge and exposure times and ideal temperature can be tuned to 
optimize the deposition, with temperature being the most critical factor. A low 
temperature may not allow the precursor to have sufficient energy for reaction and a 
physical condensation process may take place instead. If the temperature is too high, 
decomposition of the precursors may take place instead of the desired chemisorbed state 
and the process become more of a CVD reaction instead. Ideally, the temperature used 
should be suitable for the two different precursors as changing the temperature during the 
ALD cycle is not feasible. For uniform deposition, the surface coverage of the gas at 
saturation is important. The surface coverage of the precursors is influenced by factors 
such as adsorption equilibria, bond strength, availability of adsorption sites etc. [7,8].  
There are two main groups of precursors, non-metal precursors (such as H2O, H2S, NH3) 
and metal precursors (metallic halides, metal alkaoxides). They have very different 
physical properties and require different reacting conditions for deposition. Several ALD 
nitride processes have been developed with ammonia as a nitrogen source [9, 10] 
combined with metallic chlorides. Stronger reducing agents are needed to reduce certain 
transition metals fully, such as Ta and Mo [11]. Currently, there are a few different metal 
organic precursors that have been employed in the production of Ta and TaN ALD films. 
Some common ones for producing TaN films are pentakis-dimethylamino-tantalum 
(PDMAT), pentakis-diethylamino-tantalum (PDEAT) and tert-butyllimidotris-





diethylamido-tantalum (TBTDET) and they are mixed with ammonia, hydrogen and 
nitrogen gases to form TaN films. For Ta films, the metal halides such as TaCl5, TaBr5 
and TaI5 are used with suitable reducing agents as reactant. The ALD films produced in 
this dissertation was deposited by using the precursors PDMAT and NH3 respectively. 
4.2.2   Advantages and Disadvantages  
The main advantage of ALD over conventional PVD is the ability to deposit ultra thin 
films in cycles of a monolayer of thickness. Thickness control in ALD process is 
extremely precise and there is high reproducibility due to the strict control of the cycles. 
As gaseous precursors are used, conformity in high aspect ratio structures is good and 
step coverages of near 100% have been recorded. The disadvantages include the speed of 
deposition, which is limited by the cycling of the gases as well as likely presence of 
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CHAPTER 5: THIN FILM ANALYSIS TECHNIQUES 
 
5.1   Introduction 
With the rapid growth of thin film utilization in microelectronics, it is imperative to 
understand the intrinsic nature of films and their interactions in complex materials 
environments. There are many analysis techniques which are different in nature, but are 
able to provide complementary results for a thorough understanding of the properties of 
the films. Most of these methods involve bombarding the sample with energetic ions or 
electrons and analyzing the ejected particles under a high vacuum environment. The 
ejected particles consist of secondary beams of electrons, ions, or photons that carry 
valuable structural and chemical information of the film. Surface imaging, bonding 
information and elemental compositions of the thin films can then be extracted from 
these analyses. For depth profiling applications, certain analysis methods (such as SIMS 
or Auger) would require the use of heavy ions for controlled sputtering to analyze film at 
certain depths while others (RBS) are able to provide the information in a non-destructive 
way. As there are limitations to each technique, the appropriate use of each technique 
would allow the desired information to be extracted while minimizing the error involved. 
 
Table 5.1 summarizes crucial parameters for the techniques used in this dissertation, 
allowing an over-view of the process involved in selecting the appropriate technique for 
different analysis. The key points during selection are the typical applications, resolution 
as well as the detection limits. Subsequently, each of the analytical techniques such as 
four point resistivity probe testing, field emission scanning electron microscopy 





(FESEM), transmission electron microscopy (TEM), time-of-flight secondary ion mass 
spectrometry (ToF-SIMS), x-ray photoelectron spectroscopy (XPS), x-ray diffraction 
(XRD), atomic force microscopy (AFM), and most importantly, Rutherford 
backscattering spectrometry (RBS), that have been used to characterize properties of  the 
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Table 5.1 Summary of analytical techniques employed in thin film studies (Eaglabs.com)  
 





5.2   Four-Point Resisitvity Probe 
The four-point probe is an instrument to measure the resistivity of a semiconductor 
material while eliminating the effect of contact resistance. It can measure either bulk or 
thin film specimen, depending on the expression used. 
The four-point probe setup consists of four equally spaced tungsten metal tips with finite 
radius. Each tip is supported by springs on the other end to minimize sample damage 
during probing. The metal tips are mounted as part of an auto-mechanical stage which 
travels up and down during measurements. A constant current source is used to supply 
current through probe 1 and 4; while a voltmeter measures the voltage across the inner 
two probes 2 and 3.  If the sample has any resistance to the flow of the current, there will 
be a voltage drop measured at probe 2 and 3. The resistance of the sample will be the 










Figure 5.1 Schematic diagram of a four-point probe 
 





5.2.1   Bulk Sample Expression 
The metal tip is assumed to be infinitesimal and samples are semi-infinite in lateral 
dimension. For bulk samples where the sample thickness t >>s, the probe spacing, we assume 
a spherical protrusion of current from the outer probe tips. The differential resistance is:             
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where probe spacing is uniformly s and x1 = s, x2=2s respectively. Due to the superposition 















5.2.2   Thin Sheet Expression 
For a very thin layer (thickness t <<s) current rings are gotten instead of spheres. Therefore 
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=      is frequently used for characterization semiconductor layers, such 
as a diffused N+ region in a p-type substrate. In general, the sheet resistivity can be 






where the factor k is a geometric factor. In the case of a semi-infinite thin sheet, k = 4.53, 
which is just from the derivation π/ln2. The factor k will be different for non-ideal 
samples. 
Therefore, in summary, 







Sheet resistance RS is in Ω per square; 
V (in mV) is the voltage drop across the inner two probes; 
I (in mA) is the current flow between the outer two probes; 
k is the geometric factor for thin film measured on four-point probe, which equals to 
4.5324, if the size of the sample is 40 times larger than the spacing between the probes 
(RS = 4.5324 V/I).If not, a geometric factor curve is needed to extrapolate the exact value 
of P for a different sample geometry. 
 
It should be noted that sheet resistance Rs is independent of any geometrical 
dimension and is therefore a function of the material alone. 
 
 





5.3   Field emission scanning electron microscopy (FESEM) 
Scanning electron microscopy (SEM) is one of the most versatile and well known 
analytical techniques. Compared to conventional optical microscope, an electron 
microscope offers advantages including high magnification, large depth of focus, great 
resolution and ease of sample preparation and observation. The images are formed from 
secondary electrons that are produced at the surface of the scanned sample by 
bombarding primary electrons from the electron gun. Those ejected electrons are 
captured by a detector and the information is converted into an electric signal. The 
smaller the angle of incidence of the electron beam is with respect to the sample surface 
and the higher a certain point is in the sample, the more secondary electrons are ejected 
and the lighter this dot will appear in the final image following electronic signal 
amplification and digitalization The result is a three dimensional topographical image of 
the sample’s surface [2].  
 
The FESEM is similar to an SEM with the exception of how the electrons are emitted 
from the source. In a field emission gun, there is an extraction anode held at a very high 
potential relative to the source. This high electric field gradient causes electrons to stream 
from the source to form a narrow electron scan beam. The beam passes through 
electromagnetic lens, focusing onto the specimen. The advantage of an FESEM is that a 
very small spot size is obtained at the gun and the optics of the column is designed to 
maintain the initial cross over beam size without de-magnification. The higher electron 
energy used in FESEM also results in both improved spatial resolution and minimized 
sample charging effect [2]. 



















Figure 5.2 Schematic of the field emission scanning electron microscope (FESEM) 
(http://infohost.nmt.edu) 
 
Therefore, FESEM produces clearer, less electrostatically distorted images with spatial 
resolution down to 1.5 nm. This is 3 to 6 times better than conventional SEM. Besides 
that, high quality, low voltage images are obtained with negligible electrical charging of 
samples (accelerating voltages range from 0.5 to 30 kV). More importantly, FESEM can 
provide ultra-high magnification imaging (up to 100,000 times). Applications of FESEM 
include semiconductor device cross-section analyses for gate lengths, gate oxides, film 











5.4   Transmission electron microscopy (TEM) 
TEM is a microscopy technique that can provide images of much higher magnification 
(larger than 100,000 times) compared to SEM [3]. The possibility of such high 
magnification has made it an indispensable tool for materials research. However, this 
technique requires the thickness of the sample to be thin enough (50 to 100nm) to 
transmit electrons, which requires extensive sample preparation by either Focussed Ion 
Beam (FIB) method or Ion milling method. In operation, electrons are produced by 
thermionic emission emitted from the gun filament and typically accelerated to anywhere 
from 125keV to even 1MeV in some microscopes. An image is formed from the electrons 
transmitted through the specimen, magnified and focused by a set of objective and 
projection magnetic lens and appears on an imaging fluorescent screen. High 
magnification in TEM methods is a result of the small effective wavelengths (λ) 





λ =  
where m and q are the electron mass and charge respectively, and V is the potential 















Figure 5.3 Schematic of transmission electron microscopy 
 
The scattering processes experienced during their passage through the specimen 
determine the kind of information obtained. Elastic scattering, involving no energy 
loss when electrons interact with the potential field of the ion cores, gives rise to 
diffraction patterns. This allows for the differentiation between single crystal, aligned 
grains and random amorphous structures. Inelastic interactions between beam and 
matrix electrons at heterogeneous regions such as grain boundaries, dislocations, 
second phase particles, defects, and density variations cause complex absorption and 
scattering effects leading to a spatial variation in the intensity of the transmitted beam 
[3]. The angle of scattering determines the amount of electrons that are able to pass 





through the objective lens. If the scattering angle is low, more electrons will be 
transmitted and produce a bright image on the screen, whereas more electrons 
blockage will result in a darker region. The magnitude of the angle scattering is 
determined mostly by the density as well as the thickness of the sample. Therefore, 
heavy elements will give rise to a higher angle scattering and a lower brightness 




Figure 5.4 Schematics of a TEM sample preparation  
 
In the current work, cross sectional TEM samples were prepared as follows: 
(i) Cleaving a number of wafer specimens transversely to 3 by 2 mm. 
(ii) Bonding these slivers using epoxy in the ratio 1:10 and curing for 1 hour. 
(iii) Thinning the samples by grinding and polishing. 
(iv) Bind the sample to Cu O-rings with epoxy and polish again 
(v) Cu O-rings are ion milled for 30 minutes until a through hole is made. 
The sample is now ready to be viewed under the TEM. 





5.5   Time-of-flight Secondary Ion Mass Spectrometry (ToF-SIMS)  
The ToF-SIMS is useful to verify low concentration of impurities introduced during 
processing. It uses a pulsed ion beam (Ga+, O2+ or Cs+) to remove molecules from the 
very outermost surface of the sample. It is done at sufficiently low intensity beam energy 
to ensure that the molecular bonds are not broken into their constituent elements. The 
bombarding primary ion beam produces monoatomic and polyatomic particles of sample 
material and resputtered primary ions, along with electrons and photons. The secondary 
particles carry negative, positive, and neutral charges and they have kinetic energies that 
range from zero to several hundred eV. The secondary particles are accelerated into a 
"flight tube" and their mass is determined by the time measurement taken to reach the 
detector. The exact masses can be calculated with such accuracy that particles with the 
same atomic mass (e.g. Si and C2H4) are easily distinguished from one another. Mass 
resolution to 0.001 amu and mass range 0-10,000 amu (e.g. polymers and organic 
components) can be obtained. The ToF-SIMS can detect trace elements and image 
surface distribution with sub-micron lateral resolutions. During SIMS analysis, the 
sample surface is slowly sputtered away. When the sputtering rate is extremely slow, the 
entire analysis can be performed while consuming less than a tenth of an atomic 
monolayer. This slow sputtering mode is called static SIMS. In contrast, dynamic SIMS 
is used for depth profiles, where the sputtering rate is many times higher (0.5-5nm/s), 
giving rise to elemental information as a function of depth [4]. This is achieved by 
monitoring the secondary ion count rate of selected elements as a function of time and 
using a profilometer to measure the sputter crater depth. 






Figure 5.5 Schematic of time of flight secondary ions mass spectrometry. 
It is important to note that the accuracy of the elemental composition analysis with depth 
(depth profiling) is limited by the sputtering process of dynamic SIMS. Using a collision 
cascade model (represented schematically in Figure 5.6), we can see that an energetic 
primary ion passes energy to target atoms in a series of binary collision. This will cause 
the target atoms to collide among themselves. Some target atoms can then recoil back 
through the sample’s surface or be driven deeper into the samples (reported up to 10nm), 
resulting in an atomic mixing effect of the target atoms with the substrate. This effect is 
exacerbated if the film to be analyzed is very thin (sub-nm regime). Therefore, the atomic 
mixing effect will affect the accuracy of diffusion studies of thin films into their 
underlying substrate as it cannot be ascertained if the diffused element detected at a 
certain depth is process related or introduced during the dynamic SIMS analysis [4]. 
Therefore, for such an analysis, a non destructive technique needs to be utilized to 
provide a more accurate analysis of the diffusion profile. 
 











Figure 5.6 Schematic of atomic mixing effect during sputtering. 
 
ToF-SIMS analysis can provide chemical compound identification; elemental and 
chemical mapping; surface sensitivity; trace element sensitivity (ppm or ppb); 
retrospective analysis; analysis of insulating and conducting samples, and depth profiling 
of the elements in the films. It is noted that the use of SIMS for quantitative analysis 
















5.6   X-ray photoelectron spectroscopy (XPS) 
  
XPS is a widely used surface analytical technique for determining the elemental 
composition and chemical and electronic states that exist within a sample surface of up to 
10 nm in depth. During XPS analysis, the surface to be analyzed is irradiated with soft X-
ray photons of Al Kα (1486.6eV) or Mg Kα (1253.6eV) under UHV conditions.  
When a photon of energy hv interacts with an electron in a level with binding energy BE, 
the photon energy is transferred fully to the electron. The photoelectron is thus ejected 
with kinetic energy (KE): 
KE = hv ─ BE  
where hv is the energy of the exciting radiation, BE is the binding energy of the emitted 
electron in the solid and φ is the spectrometer work function. The ejected electron can 
come from a core level or from the occupied portion of the valence band. However, XPS 
analysis only focuses on the core levels. Since no two elements share the same set of 
electronic binding energies, measurement of the photoelectron kinetic energies will 
provide information of the elements present. In addition, shifts in the BE due to bond 
formation with other elements can also be detected, leading to the provision of chemical 
information. The energy of the photoelectrons leaving the sample gives a spectrum with a 
series of photoelectron peaks. The binding energy of the peaks is characteristic of each 
element. The peak areas can often be used (with appropriate sensitivity factors) to 
determine the composition of the materials surface after deconvolution of the XPS peaks. 
The shape of each peak and the binding energy can be slightly altered by the chemical 





state of the emitting atom. XPS is not sensitive to hydrogen or helium, but can detect all 












Figure 5.7 Schematic of a XPS system.  
 
Therefore, XPS is useful for analyzing the surface chemistry of a material in the as 
deposited state or after some treatment such as exposure to chemicals or thermal stressing 
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5.7   X-ray diffraction (XRD) 
 
X-ray diffraction (XRD) is a non-destructive technique that can provide crystallographic 
structure, atomic spacing and chemical composition of the sample. It is based on the 
elastic scattering of x-rays from atoms with long range crystal order. At each atomic 
plane a small portion of the beam is reflected. If those reflected beams, which are not 
absorbed on their way through a crystal, emerge from the crystal in such a way that they 
do not cancel each other by destructive interference, a diffracted beam can be observed 
[6]. The condition where the reflected beams interfere constructively to give a strong 
diffracted beam is given by Bragg's law and can be derived by simple trigonometry as 








Figure 5.8 Schematic of positive x-ray interference.  
 
where n is an integral number describing the order of reflection, λ is the wavelength of 
the X-rays, d is the spacing between the lattice planes and θ is the Bragg angle where a 


















intensity, due to destructive interference. Therefore, if the sample is set up with a 
constant angle of incidence and an x-ray detector is used to scan through a range of angle 
(commonly known as θ-2θ scan), multiple diffraction peaks can be obtained that can be 
matched to established records for identification of the single or multiple crystallographic 










Figure 5.9 Schematic of a XRD system.  
 
For the study of thin films, the diffraction signals contributed by the silicon substrate 
could sometimes overshadow those that are coming from the thin film. In order to reduce 
the substrate signal, the use of soller slits positioned at the source and reducing the 
incident angle θ to a glancing angle of 1° to 2° allows less surface penetration by the x 
ray and enhancing the diffraction signals from the thin film on top. This technique is 
utilized extensively in all XRD analysis done in this dissertation. 
 
 





5.8    Atomic force microscopy (AFM) 
Atomic force microscopy and scanning probe microscopy (AFM/SPM) are very high 
resolution type of scanning probe microscopes that can provide sample topographic 
details down to the Angstrom level.  Additional properties of the sample, such as thermal 
and electrical conductivity, magnetic and electric field strength can also be 
simultaneously obtained using a specialty probe.  Many applications require little or no 










Figure 5.10 Schematic working principle of an AFM system 
 
The AFM consists of a microscale cantilever with a sharp tip (probe) at its end that is 
used to scan the sample surface. It can be operated in a number of modes, depending on 
the application. In general, possible imaging modes are divided into static (also called 
Contact) modes and a variety of dynamic (or non-contact) modes. During scanning, the 
forces between the tip of the probe and the sample surface cause the cantilever to deflect. 





This small defection on the cantilever will create a significant change in reflective laser 
light incident on the back of the probe. The changes will be detected by a photo-detector 
and amplified. These feedback signals together with the position of the probe are 
electronically recorded to produce a three dimensional map of the surface. Data output is 
either a two or three dimensional image of the surface or a line profile with height 
measurements [7]. The surface roughness parameters of Ra or RMS are also available 
with either of the above outputs. Other information such as particle grain size analysis, 























5.9   Auger Electron Spectrometry (AES) 
 
Auger electron spectroscopy (AES) is a surface sensitive analytical technique that 
provides high spatial resolution and precise chemical sensitivity. Underlying the 
spectroscopic technique is the Auger effect, which is based on the analysis of energetic 
electrons emitted from an excited atom after a series of internal relaxation events [8]. 
When a beam of electrons in the sub 50keV range is incident on a sample, a core state 
electron can be removed leaving behind a hole. An outer shell electron would fill up this 
core hole to remove the unstable state while at the same time loses energy equal to the 
difference in orbital energies. This in turn will cause a second outer shell electron to be 
emitted (Auger electron) with a characteristic energy. Since orbital energies are unique to 
an atom of a specific element, analysis of the ejected electrons can yield information 
about the chemical composition of a surface. This process is illustrated graphically in 
Figure. 5.11a. 








Figure 5.11 Schematic working principle of an AES system 
a) b) 





Fig 5.11b illustrates the schematic of an AES setup using a cylindrical mirror analyzer 
(CMA). An electron beam is focused onto a specimen and emitted electrons are deflected 
around the electron gun and pass through an aperture towards the back of the CMA. 
These electrons are then directed into an electron multiplier for analysis. Varying voltage 
at the sweep supply allows derivative mode plotting of the Auger data. Quantitative 
compositional and chemical analysis of a sample is dependent on measuring the yield of 
Auger electrons during a probing event. Electron yield, in turn, depends on several 
critical parameters such as electron-impact cross-section and fluorescence yield An ion 
gun can be integrated by the side for depth profiling. The use of heavy ions for sputtering 
while doing AES measurement in situ allows for compositional analysis with respect to 
depth. However, the accuracy of this measurement, especially for thin film samples, is 

















5.10   Rutherford backscattering spectrometry (RBS) 
Rutherford backscattering spectrometry (RBS) is based on collisions between atomic 
nuclei and involves the measurement of intensity and energy of backscattered particles. 
Mainly  4He+ or 1H+ ions  are incident onto the sample at 1-2MeV energy  and 
backscattered from the near surface region of the sample to be detected by a Si detector 
placed. Most of the incident ions will gradually stop in the sample, but a small fraction 
will undergo close encounter collisions with nuclei of single atoms, producing large 
changes in their direction and energies [9]. In RBS experiments, the difference in 
energies measured from the backscattered incident ions provides information about the 
different species of atoms present in the sample. In addition, ions that are scattered from 
the surface lose less energy than those backscattered from deeper in for the same species 
of atom. Thus, the energies of these backscattered ions will carry information on the 
depth distribution of different atoms in the sample. The number of backscattered particles 
detected from any given element is proportional to the concentration of the target 
element. The energy measured for a particle backscattering at a given angle depends upon 
two processes. Particles lose energy while they pass through the sample, both before and 
after a collision. The amount of energy lost is dependent on that material's stopping 
power. A particle will also lose energy as the result of the collision itself. The collision 
loss depends on the masses of the projectile the target atoms. The ratio of the energy of 
the projectile before and after collision is termed the kinematic factor. The numbers of 
backscattering events that occur from a given element in a sample depend upon two 
factors: the concentration of the element and the cross section of its nucleus. The 





probability that a material will cause a collision is called its scattering cross section. 
These principles will be further elaborated in the subsequent sections. 
 
 




5.10.1   Kinematic factor 
 
 
The elastic collision between a projectile (energy E0 and mass M1) and a target atom 
(mass M2) initially at rest (Fig.5.11) can be described by conservation of energy and 
momentum. 
 
Figure 5.13 Schematic representation of an elastic collision. 





For scattering at the sample surface the only energy loss mechanism is momentum 
transfer to the target atom. The ratio of the projectile energy after a collision to the 
projectile energy before a collision is defined as the kinematic factor. This is given by the 
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where θ is the scattering angle in the laboratory frame of reference. There is much greater 
separation between the energies of particles backscattered from light elements than from 
heavy elements, because a significant amount of momentum is transferred from the 
incident particle to a light target atom. As the mass of the target atom increases, less 
momentum is transferred to the target atom and the energy of the backscattered particle 
asymptotically approaches the incident particle energy. This gives rise to elemental peaks 











5.10.2   Scattering Cross Sections 
The ability of RBS technique to provide quantitative elemental composition is a 
consequence of out precise knowledge of the coulombic interaction between the incident 
ions and a sample’s Rutherford cross section. The relative number of particles 
backscattered from a target atom into a given solid angle for a given number of incident 















where Q is the total number of particles impinging on the target, dQ is the number of 
particles recorded by the detector and Nt is the number of target atoms per unit area (areal 










In the laboratory frame, the differential scattering cross section can be written as: 
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From the equation [9], it is shown that the scattering cross section is basically 
proportional to the square of the atomic number of both the incident and target atom. 
Therefore, RBS analysis is more sensitive to heavy elements than for light elements, due 
to the larger scattering cross sections of the heavier elements and also gives a higher yield 
when using He+ as the incident beam compared to H+. 
5.10.3   Stopping Cross Section 
Only a small fraction of the incident particles undergo a close encounter with an atomic 
nucleus and are backscattered out of the sample. The vast majority of the incident He+ 
atoms end up implanted in the sample. When probing particles penetrate to some depth in 
a dense medium, the projectile energy dissipates due to interactions with electrons 
(electronic stopping) and to glancing collisions with the nuclei of target atoms (nuclear 
stopping). This means that a particle which backscatters from an element at some depth 
in a sample will have less energy than a particle which backscatters from the same 
element on the sample surface. The amount of energy a projectile loses per distance 
traversed in a sample depends on the projectile, its velocity, the elements in the sample, 
and the density of the sample material. Typical energy losses for 2 MeV He+ range 





between 100 and 800 eV/nm. This energy loss dependence on sample composition and 
density enables RBS measurements of layer thicknesses. 
5.10.4   Energy Straggling 
During the process of penetrating a target, the He ions will lose energy due to interactions 
with the surrounding target atoms (mostly electrons) along its trajectory. The ions will no 
longer be monoenergetic at a depth and instead will have a distribution about the beam 
energy which can be calculated by energy loss calculations. This effect lowers the mass 
and depth resolution of the measurement and produces a sloping edge at the lower energy 
side in the spectrum. This could be interpreted as interface roughness between two layers 
if the effect of straggling is not taken into account. Therefore, the accuracy of depth 
profile measurement depends on how accurately the contribution of straggling can be 
calculated. Bohr’s approximation to energy straggling [9] is often used for this. From 
Bohr’s theory, monoenergetic particles which are backscattered from the inner edge of a 
target at a depth of x have a Gaussian energy distribution with a variance given by  
 2 2 2 2Strag in outKΩ = Ω +Ω  
 
Where 2inΩ  and 
2
outΩ  are the variances associated with the inward and outward path of the 
particles and are given as: 
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Where 1θ  and 2θ  refers to the incident and exit angle measured from the target normal.  
 
5.10.5   Ion Channeling 
In addition to elemental compositional information, RBS can also be used to study the 
structure of single crystal samples by a technique known as channeling. When a sample is 
channeled, the rows of atoms in the lattice are aligned near-parallel to the incident He+ 
ion beam. The result of this steering of the beam along the open channels of the crystal 
planes will give rise to a reduction in the yield of the backscattered ions. This interaction 
yield is influenced by crystal disorder and impurity atoms in crystalline lattice position. 
For example, in Fig. a single crystal Si sample which is channeled along the <100> axis 
















By measuring the reduction in backscattering when a sample is channeled, it is possible 
to quantitatively measure and profile the crystal perfection of a sample, and to determine 
its crystal orientation. With additional calculations, substitution fraction of impurity 
atoms can be quantified. Ion beam channeling are often utilized for assessing crystallinity 
of MBE-grown thin films such as type of defect structures, impurity location, type of 
atomic site, lattice strain and alignment in epitaxial growth. In this dissertation, HRBS 
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CHAPTER 6:  MICROSTRUCTURE OF TANTALUM BASED 
DIFFUSION BARRIERS 
 
6.1   Introduction 
Due to the implementation of Cu in the interconnect system, the need for a robust 
barrier becomes imperative to prevent copper diffusion into the dielectric material 
which undermines device reliability. A Ta-based diffusion barrier is preferred over Ti-
based materials as they are thermodynamically more stable and have a higher melting 
temperature. The microstructure of the film is important in controlling the diffusion 
performance as a barrier and is also critical as a liner for adhesion to the dielectric. As 
the barrier will be deposited parallel to the Cu lines, its inherent resistance will 
contribute significantly to the overall resistance of the interconnect system. The use of 
a bilayer barrier structure could well provide the diffusion resistance benefit of TaxNy 
as well as the improved conductivity of Ta. Therefore, it is important to study the 
effects of microstructure due to deposition techniques (for both Ta and TaxNy) as well 
as its effect on electrical properties The main focus of the work in this chapter is to 
study the deposition of bilayer (Ta/ TaxNy) barrier structures and also its effect on 
thermal stressing reliability. A series of experiments has been conducted to study the 
effects of nitrogen flow rate on the underlying TaxNy layer, the effects of Ta structure 
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6.1.1   General Properties of Tantalum barrier 
 The refractory metal tantalum and its nitride compounds are excellent diffusion 
barriers due to their chemical and thermal stability (melting point of 2996°C). 
Tantalum exists in 2 phases, a low resistivity BCC α-phase (15-30 µΩ-cm) and a high 
resistivity tetragonal β-phase (150-200 µΩ-cm). The low in-plane resistivity of the α-
phase tantalum makes it the favourable candidate for damascene applications, as the 
net resistance of the lines will not be significantly increased by the incorporation of 
the barrier. However, the formation of α-phase tantalum by PVD method has been 
only reported if one of the following process conditions is used: 
 
1. High deposition temperature exceeding 300 – 400 º C [1] 
2. Introduction of low level impurities into the growing film [2] 
3. The use of a base layer such as TaxNy on the dielectric [3] 
 
There are several disadvantages to all these conditions. Deposition of a barrier onto 
certain low-k or heat sensitive dielectrics does not allow the temperature to rise to 
such an extent. It is also difficult to have a controlled input of impurities to ensure 
proper α -phase tantalum growth. Ta is able to react with Si to form silicide layers that 
maintain integrity up to 650°C [4]. The activation energy of diffusion of Cu through 
polycrystalline Ta grain boundaries has been calculated to be around 2.5eV which 
was found to be consistent with experimental values of 2.3eV of Cu diffusion into Ta 
at 400-700°C [5]. This higher values compared to Ti films (1.7eV) demonstrate that 
Ta could be a better barrier under the same temperature conditions. Also, Ta forms a 
stable oxide (Ta2O5) that seems to improve adhesion to SiO2 [6]. 
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6.1.2   General Properties of Tantalum Nitride barrier 
In reactive sputtering, the crystallographic phase(s) of TaxNy are determined by the 
deposition and processing conditions. The deposition method (Reactive sputtering, 
CVD, ALD), temperature, N2 gas flow-rate during reactive sputtering, types of 
precursors (organic versus metallic) used in ALD processes and film thickness are key 
issues in controlling the specific crystallographic phase(s) formed in these barriers 
and the behaviour is one of the main focuses in this dissertation. In turn, the structure 
of the TaxNy films will affect the conductivity, the material properties of the Cu films 
laid on top of these barriers as well as its diffusion stopping capability. Phase 
identification of tantalum and tantalum nitride films is quite complex, since the films 
often have a degree of preferred orientation or very small crystallite size. The 
situation is further complicated by the large number of crystallographic phases that 
are possible under typical deposition conditions. Table 3.2 shows the summary of the 
common phases of TaxNy that could result from different deposition conditions. 
As an impurity in polycrystalline metallic films, nitrogen has also been shown to 
restrict diffusion and increase the barrier effectiveness of the film, presumably by 
blocking the grain boundaries and interstitial sites that acts as fast diffusion paths in 
these films. Hence, it has been reported [6-8] that TaxNy is a more effective barrier 
than Ta itself in reducing the diffusion of copper into the dielectric. For technologies 
requiring ultra-thin barriers due to the diminishing dimensions of the interconnects, 
TaxNy may become the material of choice to give better diffusion blocking 
capabilities at a lower thickness. 
 






Structure Cell  
β Ta - Tantalum  Tetragonal  a: 10.19 
b: 10.19 
c: 5.31  
α Ta - Tantalum  BCC  a: 3.31 
b: 3.31 
c: 3.31  
TaN0.1 - Tantalum Nitride  BCC  a: 3.37 
b: 3.37 
c: 3.37  
Ta2N - Tantalum Nitride  Hexagonal   a: 3.04 
b: 3.04 
c: 4.91  
TaN - Tantalum Nitride  FCC  a: 4.33 
b: 4.33 
c: 4.33  
TaN - Tantalum Nitride  Hexagonal  a: 5.19 
b: 5.19 
c: 2.91  
TaN0.8 - Tantalum Nitride  Hexagonal   a: 2.93 
b: 2.93 
c: 2.88  
Ta4N5  BC Tetragonal   a: 6.83 
b: 6.83 
c: 4.27  
TaN0.04  BCC  a: 10.09 
b: 10.09 
c: 10.09  
Ta4N Orthorhombic a: 5.16 
b: 3.11 
c: 4.94 





Table 6.1 Common phases of TaxNy and their microstructure  
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6.2   Effects of N2 Flow-Rate on Barrier Characteristics  
  
The use of Ta or one of the different phases of TaxNy as diffusion barrier has been 
well reported in literature [7-13]. Ta has limited capability in stopping copper 
diffusion at higher temperature, allowing the formation of copper silicides at the 
interface layers. This is suspected to be caused by the large number of short circuit 
paths and grain boundaries in its polycrystalline microstructure [12]. The introduction 
of N into the matrix creates different types of TaxNy. This exhibit, depending on their 
nitrogen concentration and bonding structure, better diffusion control, but results in 
lowering adhesion capability to bind well with copper. Hence, the use of bi-layers is 
widely accepted to be a solution for these problems. The barrier will consist of Ta on 
top and in direct contact with copper and TaxNy at the bottom in contact with the 
dielectric. The combination of Ta with TaxNy will provide not only a good diffusion 
barrier but with adequate adhesion strength in the stacked layers as well. In order to 
minimise resistance in this stacked structure, the Ta formed on the top layer should be 
α-phase (15-30µΩcm) as well, which offers a lower sheet resistance compared to β-
phase Ta (150-200µΩcm).  
 
The motivation for this study is to understand how the different phases of TaxNy can 
be formed and its effects on the subsequent Ta layer (if utilized in a bilayer 
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6.2.1   Experimental Details 
TaxNy was first sputtered by ionised metal PVD method on test wafers using an 
Applied Materials Endura [14] system. For the TaxNy film, the reactive sputtering was 
done in pure argon and nitrogen ambient in the same process chamber. The nitrogen 
flow rate was varied, from 20 to 100 sccm (labelled N20-N100 subsequently), by 
intervals of 20 sccm. The Ar flow rate was kept at 20 sccm. The barrier film consisted 
of 200Å of TaxNy to simulate the thickness of the films in the trenches and vias 
bottom. Thermal oxidised silicon dioxide dielectric was used as the substrate. Auger 
electron spectroscopy (AES) was done on a SMART-200 to identify the nitrogen 
content in the film. Ar+ ions were used with the gun tilting at 30° and energy/current 
setting at 20KeV and 10nA respectively. The sputter etch rate was set at 2.5nm/min. 
Glancing angle x-ray diffraction (XRD) was performed at an incident angle of 2°, 
with Cu Kα radiation (λ=1.5406Å) at 50kv and 20mA using a SHIMADZU XRD-
6000 LAB to characterise the crystallographic orientation of TaxNy films formed in 
the process. 
 
6.2.2   Results and Discussion 
 
From the AES analysis (Appendix A), we are able to observe the rise of nitrogen 
content in the films as we increase the flow rate from 20sccm to 100sccm.  The 
nitrogen content in the film starts from about 2% from a flow rate of 20sccm nitrogen 
and increase almost linearly to about 25% from a flow rate of 100sccm nitrogen, as 
shown in Figure 6.1.2  
 
 





Figure 6.1 Graph of N content in TaxNy vs Flow-rate (from AES)  
 
 Glancing angle X-ray diffraction (schematically shown in Figure. 6.2) was carried 
out on the different samples. This was done by making the incident and diffracted 
beams nearly parallel by means of a long soller slit on the detector side. In addition, 
the stationary incident beam makes a very small angle with the sample surface that 
increases the path length of the x-ray beam through the film. This helps to increase the 
diffraction intensity and at the same time, reduces the diffracted intensity of the 





















































Figure 6.2 Schematic diagrams showing glancing angle XRD compared to 
conventional scan (after H&M Analytical Services) 
 
 Figure 6.3 shows the combined XRD 2θ scan of the different samples from 25° to 
70°. From the varying peak positions as well as the peak intensities, it is clear that 
several different phases have been formed in the TaxNy film. The variation in the 
nitrogen flow rate during sputtering has created a polycrystalline TaxNy film with 
different proportions of phases in the film. Some of the prominent TaxNy phases and 
their respective 2θ angles have been indicated in Figure 6.3. In order to gain a clearer 
understanding of the proportion of each phase in the samples, the region where there 
are strongly overlapping signals (from 30° to 40°) have been deconvoluted using a 
suitable fitting program FITYK v0.8.6 [15],  so that the intensities of each peak can be 
obtained with reasonable accuracy.  
Source 
Conventional Geometry 





Thin film on substrate 




































Figure 6.3 Overlapping XRD scans for different nitrogen flow-rate with major TaxNy 
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The deconvolution was done by specifying the angles of the main phases as shown in 
Table 6.2. which were obtained from the JCPDS data (International Centre for 
Diffraction Data) and adding additional peaks to obtain a best fit for these lines. These 
chosen angles represent the high intensity peaks for their respective phases in the 
database. Lower intensity peak 2θ angles have been ignored to simplify the analysis. 
The full width half maximum (FWHM) of all peaks in the fit region were fixed to the 
same value from a best fit of a non-overlapping peak within the same spectrum. This 
was done because the resolution of the peaks across samples was found to be varying, 
possibly due to different grain size formation within the film. Figure 6.4 shows the 
deconvoluted N20 spectrum fitted by the FITYK program, as an example of how the 
peak positions and areas are obtained.   
Structure Formula 2θ angle(°) fixed 
Orthorhombic Ta4N 38.37, 36.36, 39.38 
Orthorhombic Ta3N5  31.42, 39.19 
BCC TaN0.1 37.77 
BCC TaN0.04 37.965, 54.63 
FCC TaN 41.64 
Hexagonal TaN2.57 38.69, 38.76 
Hexagonal Ta2N 50.72, 60.51 
 




Figure 6.4 Example of overlapping XRD peaks deconvoluted to obtain peak positions 
and areas (N20 spectrum). 
 




   BCC TaN0.1 BCC TaN0.04  Ortho Ta4N Ortho Ta3N5 Hex TaN2.57 Hex Ta2N 
20N 339±18.4 0 47±6.9 600±24.5 309±17.6 0 
40N 168±13.0 0 757±27.5 653±25.6 232±15.2 172±13.1 
60N 2355±48.5 837±28.9 2201±46.9 518±22.8 1384±37.2 670±25.9 
80N 482±22.0 683±26.1 391±19.8 213±14.6 84±9.2 332±18.2 
100N 1151±33.9 569±23.9 658±25.7 678±26.0 563±23.7 394±19.8 
 
 
Table 6.3 Summary of total intensities of major TaxNy phases identified in the films. 
 
 
The total counts of each peak is recorded and summed if they represent the same 
phase. Table 6.3 shows the summarized data of the total counts of each idenitified 
TaxNy phase as matched to the JCPDS data. As an estimated comparison within the 
sample, the intensity at the 2θ angle corresponding to a certain crystallographic plane 
will be proportional to the amount of aligned crystals within the film, given that 
experimental parameters have been kept constant across the different samples. To 
obtain the proportion of phases within the film, the percentage of the different phases 
is calculated by the intensity of each phase (Orthorhombic, BCC, Hexagonal) over the 
total intensity collected for all phases for each sample, as shown in the equation 
below. For example, to get the proportion of BCC TaN0.1 in the film, the total counts 
from the peak is divided over the total counts collected for all phases in the sample, 
















This result is shown in Figure 6.5 as a bar chart depicting the TaxNy phases in their 
respective percentage proportion in each sample. This result in an estimate of the 
phases present in the film. Besides the statistical errors involved in the data collection 
which has been factored in, the possibility of errors introduced during the 
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deconvolution process as well as the presence of small angular shifts of the peaks by 
the introduction of possible strain in the film could results in higher deviations than 











































 Figure 6.5 Bar Chart plot showing different phases in percentage within the sample 
(calculated errors on top of bars) 
 
Although there have been previous reports of TaxNy phases formed from different 
nitrogen concentrations [16,17], the nitrogen flow rates, the deposition conditions and 
the film thickness were all different. From the XRD scans, we can identify 3 main 
phases of TaxNy in the films, mainly the Orthorhombic, the BCC, and the Hexagonal. 
Major FCC phases were not found in any of the samples. For each phase, 2 prominent 
structures have been identified. TaN0.1 and TaN0.04 for the BCC phase, Ta4N and 
Ta3N5 for the Orthorhombic as well as TaN2.57 and Ta2N for the Hexagonal phase. At 
lower flow rates of 20sccm, there are initially no traces of BCC TaN0.04 and 
Hexagonal Ta2N structures found in the film. There is high proportion of both types 
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proportion of Hexagonal and BCC structures present. As the nitrogen flow rate 
increases, it seems that the increasing Ta3N5 structures are gradually replacing the 
Ta4N structures within the film as their proportion varies inversely with each other. 
The distribution of BCC TaN0.1 and Hexagonal TaN2.57 stays fairly consistent 
throughout the changing flow rate. BCC TaN0.04 structure appears in the film at 
60sccm flow rate and its proportion increases with flow rate at 80sccm. At higher 
flow rates 100sccm, it is observed that the various phases within the film becomes 
more evenly distributed, with higher proportion of BCC TaN0.1 present. 
 
It is also observed that at 20 and 40sccm nitrogen flow rate (N20), the bulk of the film 
(~70%) consists of Orthorhombic phases with a smaller mixture of BCC and 
Hexagonal phases (10-20%). As the flow rate increased to 60sccm and beyond, the 
proportion of Orthorhombic phases decrease significantly while the proportion of 
BCC and Hexagonal structure grew in the film. This phenomenon could be explained 
by the increase in nitrogen content introduced into the film. With less nitrogen 
content, the film structure has a bigger lattice spacing to form a bulkier orthorhombic 
structure but as the nitrogen increases, the structure of the TaN forms closer packed 
arrangements to allow more nitrogen into the interstitials and to minimize surface 
energy [16].This occupancy ratio seem to be more significant as more phases are 
formed within the thin film. As the nitrogen flow rate increases, there is a significant 
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In order to observe how the top Ta layer will be affected by the different substrates 
containing different phases of TaxNy , another set of samples with the same processing 
conditions as before were prepared but with an additional step of 200 Å Ta deposited 













































Figure 6.6 shows the formation of alpha and beta Ta from the deposition. With 
20sccm of flow rate, besides the formation of α Ta, there is also β Ta, which is more 
commonly formed when depositing Ta on SiO2 directly. A possible explanation is that 
the insufficient nitrogen content at the low flow rate (2%) as shown in the Auger scan 
could not form a uniform layer of TaxNy after deposition. Some regions of the TaxNy 
film could still contain β Ta, which is easily formed on SiO2 directly, hence 
registering a strong signal for α Ta (top of bilayer) as well as a weaker signal for β Ta 
α - Ta (110) 
β - Ta α -Ta (211) 
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that is mixed with sputtered TaxNy (bottom of bilayer) instead. For the other flow 
rates from 40-100sccm, there is only formation of alpha Ta (110) and (211). It is 
interesting to note that 60sccm of nitrogen flow rate seemed to produce the highest 
amount of α Ta (110), as indicated by the XRD peak intensities. The high percentage 
of BCC TaN could be the main reason for this as the lattice constant mismatch 
between BCC TaN (3.37) and BCC Ta (3.31) is very small, hence allowing the 
sputtered Ta atoms to align well to the substrate and form α Ta, instead of the 
tetragonal β Ta, which will introduce a larger misfit strain due to the lattice mismatch. 
This is confirmed by the comparison between XRD scan results of 80sccm flow rate 
of nitrogen with 60sccm flow rate in Figure 6.7. The presence of lower BCC phases 
and higher orthorhombic phases in N80 compared to N60 does not favor the 
production of α Ta phase (211) and produce proportionally less α Ta phase (110) in 

































Figure 6.7 α Ta comparison between 60sccm and 80sccm nitrogen 
 
α - Ta (110) 
α -Ta (211) 
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The high percentage of α Ta is preferable as a barrier due to its low resistivity. Hence, 
the 60sccm nitrogen flow rate seems ideal to produce a bi-layer structure with a high 
percentage of α Ta as a diffusion barrier for copper. 
 
6.3   Effects of Tantalum microstructure on Copper 
With the presence of the bi-layer diffusion barrier, the difference in nitrogen 
concentration causes different crystallographic structures of TaxNy to be formed, 
hence affecting the phases of Ta that can be formed on the top layer. It has been found 
that barrier layer microstructure is capable of orienting the copper seed layer phases 
and the thicker ECP copper film that is subsequently deposited. The ideal copper seed 
should have excellent wetting ability to the underlying barrier, as well as being 
smooth and continuous while avoiding agglomeration. Also, the electromigration 
resistance is sensitive to the (111) texture of copper films [16]. Therefore, the effects 
of the barrier on the copper film should be carefully taken into account when 
developing a diffusion barrier. There have been conflicting studies that show that 
copper (111) seeds grow best on α Ta [17] and on β Ta [18]. To clarify the matter for 
our present deposition conditions, samples of PVD copper seeds on the bi-layer 
substrate were tested. 
 
6.3.1   Experimental Details  
 
To investigate the effects of Ta microstructure on the copper seed layer and the 
subsequent ECP copper films, both 400Å and 1000Å of copper seed was sputtered 
onto the bi-layer Ta/TaN films with different nitrogen flow rates to simulate different 
positions in the interconnect (thicker film for the trench and thinner film for the via 
bottom). To compare the differences between the effects of having TaN as the 
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substrate and those without, the copper samples were also prepared on plain Ta films. 
The samples were analyzed again by glancing angle XRD. A second set of samples 
was also prepared, but with an additional 1 µm copper film electroplated on it to 
investigate whether the bulk copper layers will be affected by the orientation of the 
seed layers. 
6.3.2   Results and Discussion   
 
The results are categorized into 3 main sub-sections. The first sub-section focuses on 
the effects of the substrate on thick (1000Å) and thin (400Å) copper seed. The next 
sub-section relates to the effects on the 1µm thick electroplated copper and the last 
sub-section compares the results to copper deposited on single layer Ta substrate. 
 
6.3.2.1   Effects on copper seed 
 
The XRD results for the present configuration of barriers on 1000Å copper have 
shown that copper has been deposited in 3 orientations, with the (111) and (220) 
being the main phases. Kwon et al have reported that (111) orientation in FCC films 
are typically attributable to the minimization of surface energy on the underlying 
interface [18,19]. Cu (111) seed orientation is desirable for it has been shown to be 
more resistant to electromigration than in other phases [16]. The TaN substrate with 
60sccm of nitrogen flow rate produced a mixture of (220) and (111) orientations, 
albeit with a high percentage of α Ta phase present. On the other hand, the TaN 
substrate that utilize 80sccm of nitrogen flow rate and has much less α Ta produced 














































Figure 6.8 Cu<111> formation on different substrate (1000Å Cu seed) 
 
 
Figure 6.9(a) shows an overview scan on how the Cu (111) orientation varies with the 
α Ta (110). It can been seen that the low alpha Ta from 80sccm samples gave a high 
percentage of Cu(111) whereas the high α peak from 60sccm samples gave the lowest 
percentage of Cu(111) formation. It seems that the 80sccm flow rate has created a 
more amorphous Ta surface (indicated by the lack of high peak intensities) that 
promotes Cu(111) instead. The other deposition rates gave varying intensity peaks 
that lie within the maximum and the minimum Cu (111) peaks. Figure 6.9b shows the 
summarized plot of the Cu/Ta peaks integral for different flow rates. Cu (111) and α 
Ta (110) ratio is found to be inversely related. Hence, the present result is not 
consistent with the proposed theory that an increase in α Ta will lead to the production 
of more Cu (111) phases during deposition.  
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Figure 6.9 a) Comparing XRD peak intensities between Cu(111) and Ta(110) and 
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Comparison has been made between the thicker Cu seed layer (1000 Å) and the 
thinner one (400 Å) by utilizing the two sample flow rates that showed the most 
significant differences in the scan. Figure 6.11 shows the results of the XRD scan and 
Table 6.4 summarizes the Ta/Cu ratio between the different flow rates and the Cu 
seed thickness. 
For both sets of samples with different copper seed thickness, similar results have 
been observed. The thinner copper film gave a smaller intensity on the XRD scans but 
the intensity ratio of copper to α Ta remains proportional. The 80sccm nitrogen 
substrate does not produce high α Ta but nevertheless is still able to promote the 
growth of Cu (111). Therefore, it suggests that the orientation of the Cu (111) phases 
in the seed layer is independent of its thickness but more dependent on the orientation 
of the underlying Ta layer. 
 
1000Å Cu seed N60 Cu N60 Ta N80 Cu N80 Ta 
Peak Integral 3307 17233 11393 3546 
Ta/Cu Ratio 5.21 0.31 
400Å Cu seed N60 Cu N60 Ta N80 Cu N80 Ta 
Peak Integral 2577 16810 4446 4861 
Ta/Cu Ratio 6.52 1.09 
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6.3.2.2   Effects on electroplated copper  
 In order to characterize the bulk electroplated copper and the influence of the 
underlying substrate, a layer of 1 µm thick copper was electroplated on the different 
samples. The two samples of 60sccm and 80sccm were once again compared. XRD 
scans in Figure 6.11 shows high Cu (111) peaks among other minor orientations and 
the sample with 60sccm, which registered a low Cu (111) seed previously, now gives 
a somewhat higher intensity of Cu(111) in its bulk. Table 6.2 summarizes the Ta/Cu 
peak intensities for both conditions and both results shows strong presence of Cu 
(111) phases in both samples. Therefore, regardless of the orientation of the copper 
seeds, or the underlying barrier, the thicker copper layer is still able to minimize 
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1000Å Cu seed N60 Cu N60 Ta N80 Cu N80 Ta 
Peak Integral 11893 62861 13128 56961 
Ta/Cu Ratio 5.29 4.34 
 
Table 6.5.  Comparison of Ta/Cu ratio for different flow rates with ECP Cu. 
 
 
6.3.2.3   Effects on copper deposited on single layer Ta only 
 
 
 To investigate the effects of copper on β Ta, another set of samples were 
prepared on Ta single layer that was deposited directly on silicon dioxide dielectric. 
Such deposition has been shown to produce more β Ta [6]. The XRD scan shown in 
Figure 6.12a indicated the presence of more β Ta than α Ta. A copper seed of 1000Å 
deposited on the substrate produced very little Cu (111) orientation, unlike those 
deposited on the bi-layer substrate shown earlier. The most prominent orientation is 
Cu (220) instead. The presence of more β Ta seems to suppress the production of Cu 
(111) and promote the production of Cu (220) in the seed layer instead. Figure 6.12b 
shows the same scan but with a 1µm thick electroplated Cu on the surface. It is seen 
here that the thick Cu layer still minimizes surface energy by forming higher 
proportion of Cu (111) and much lesser Cu (200) and Cu (220). This is consistent 
with the previous results obtained with the bilayer barrier. 










































































6.4   Conclusion 
 
 
 The effect of nitrogen flow rate on the phase formation of TaN formation 
through ionized physical vapor deposition (IPVD) as well as its effect on the 
subsequent deposition of Cu seed and the bulk Cu layer has been investigated. The 
objective is to understand the barrier characteristics and its effect, if any, on the 
formation of Cu<111> phases. The four main phases of Orthorhombic, Hexagonal, 
BCC and FCC were found to be present in the film, with BCC and Orthorhombic 
phases being the major constituents across different flow rates of nitrogen. A 
summary of the different crystallographic orientations has been recorded. At 20sccm 
nitrogen flow rate, the bulk of the film consists of Orthorhombic structure with a 
smaller mixture of BCC and FCC phases. This Orthorhombic phase in the film tends 
to form in an inversely proportional manner to the BCC phase. As the nitrogen flow 
rate increases to 40sccm, the bulk trend changes to more BCC phase and less 
Orthorhombic. The small percentage of FCC phases also tends to decline with the 
rising nitrogen flow rate. At 60sccm, the BCC phase has reached a maximum while 
the Orthorhombic reaches its minimum. The presence of a high percentage of BCC 
TaN substrate was found to increase the formation of Ta <110>. Contrary to former 
reports, it was found that the presence of Ta(110) does not facilitate the growth of 
Cu(111) seed layer. Thicker electroplated Cu was found to be independent of the Cu 
seed orientation and the underlying Ta or TaxNy based diffusion barrier.
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CHAPTER 7: RELIABILITY TESTS FOR Cu/Low-K SYSTEMS 
 
7.1   Introduction 
As integrated circuits become more advanced, there is ongoing search for better 
materials that would reduce the RC delay in the backend interconnect system. Besides 
implementing Cu as the conducting metal of choice, the use of low-k dielectric 
material was considered as the main solution to this RC delay problem. To implement 
a new material into the device, integration issues must be considered carefully. The 
adhesion of the stacked metal layers to low-k dielectric materials as well as stress-
migration testing with Ta based bilayer barriers are important areas of concern for a 
reliable backend system. In this chapter, the results of adhesion and stress-migration 
tests will be discussed. 
 
7.2   Adhesion Test on Cu/Low-k Systems 
 
One of the greatest thermo-mechanical failure risks for the Cu/Low-k interconnects 
structure is thin film delamination. This can occur during the fabrication process, such 
as during chemical mechanical polishing (CMP) or high temperature annealing. 
Failure can also occur during reliability testing. Therefore, for any new materials that 
are introduced, adhesion testing must be done to find out the adhesion energy of the 
material as well as the weakest interface among the different layers of films. In the 
back end interconnect system, the copper wiring is encapsulated by the barrier and the 
dielectric material. There are reports showing that copper does not adhere well to 
tantalum nitride [1]. The motivation of this study is to investigate the adhesion 
integrity differences between the bi-layer and the single layer Ta and TaN barriers 
with the low-k dielectric and to identify the weakest film interface.  For Cu processes, 
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the need for a diffusion barrier (Ta/TaN) and a etch stop barrier using SiN further 











Figure 7.1 Schematic diagram of 2 layers of dual damascene interconnect 
 
 
From Figure 7.1, we can see that aside from being in contact with the barrier directly, 
copper is also in contact with the SiN and both the barrier and the SiN are in contact 
with the dielectric. Therefore, in order to study the adhesion of 
copper/barrier/dielectric, a few different samples consisting of different layers of 
materials were produced for testing. The dielectric tested was FTEOS, a low-k 
material made by introducing fluorine into normal CVD TEOS so as to lower the 
dielectric constant by reducing the density of the material.  
 
7.2.1   Experimental Details 
 
 
Six different test wafers were prepared and 3 of them were coated with Cu (10,000 Å 
Cu plating + 1500Å Cu seed) deposited on i-PVD Ta (300Å), TaN (300Å), and 
bilayer Ta/TaN (150Å each), and the other with only CVD SiN (100Å) deposited on 
top of i-PVD Ta, TaN and bilayer Ta/TaN respectively. This samples split was done 
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substrate used was 5000Å CVD Low-k FTEOS on 450 Å of SiO2 on p-type Si. The 
samples were then subjected to the Modified Edge Lift-off Test (MELT) used for 
adhesion testing. 
 
7.2.2   Test Method (Modified Edge Lift-off Test) 
 
 
One of the main causes of delamination in thin films is the release of energy that is 
stored in the various layers resulting from elastic stresses. These stresses are due to 
differential shrinkage typically arising from thermal expansion and intrinsic stresses 
from deposition processes. Fracture occurs when the strain energy release rate is 
higher than the critical energy release rate of the interface [2]. 
 
 
To measure the adhesion strength of the layers, a quantitative method called the 
Modified Edge Lift-off Test (MELT) was utilized [2]. The MELT method consists in 
applying a thick backing material such as epoxy onto a thin test layer (the multi film 
stack) on a rigid substrate, such as a Si wafer. The wafer was then diced into square 
coupons, approximately 1cm2 in size, and cooled in a cryostat chamber until 
debonding occurred. Because the backing layer was much thicker than the film stack, 
the applied debond energy was approximately equal to the energy stored in the 
backing layer that caused delamination to take place when subjected to contraction by 
cooling. The temperature of the cryostat may reach minus 160 °C. The temperature 
and the initial location of the debonding in the test samples were observed and 
recorded in real-time using a video camera, followed by image analysis to detect 
debond locations and temperature (Schematic diagrams shown in Figure 7.2). 
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If the stress/temperature behaviour of the backing layer (epoxy) is known, the applied 
fracture intensity, Kapp is be given by [3] 
 
Kapp = σ√ (h/2)  
where σ: stress of backing layer 
h: thickness of backing layer 
The applied fracture intensity Kapp represents an engineering approach to fracture 
measurement that does not require prior knowledge of the coating’s modulus and σ is 
a known material property of the backing layer. The larger the applied fracture 



















Figure 7.2 Schematic diagram of the MELT procedure  
 
 
After testing, the sample interface was examined to determine the locus of failure 
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Microscope (SEM) and elemental detection using PHI-5600 X-ray Photoelectron 
Spectroscopy (XPS) machine. The details of the test results are listed in Appendix B. 
 



















Figure 7.3 SEM micrographs of delamination after testing 
 
 
After the visual inspection, the samples were prepared for elemental analysis. Visual 
inspection under a SEM as shown in Figure 7.3, could not pinpoint the interface 
where delamination took place, as the layers thickness were too thin. The use of XPS 
helped determine the elements present at the interfaces, so as to confirm which was 
the weakest interface layer. A XPS wide scan was first used to determine which 
elements were present at the interface, before further confirming with an elemental 
plot. The elemental peaks were identified and interpreted with cross-reference to the 
Handbook of X-ray Photoelectron Spectroscopy [4]. Figure 7.4 show wide scans for a 
typical sample of Cu/Cu seed/Ta/FTEOS/SiO2. For wide scans and elemental plots of 
other samples, please refer to Appendix C.  In this case, the surface of the delaminated 
interface was found to have traces of Ta, Si, O, C but without signs of Cu at all, as no 
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Cu peak is visible. The Si, O and C can be traced to be from FTEOS. Therefore, the 














































































































Figure 7.5 XPS Elemental Scan for 1) Si, 2) Ta, 3) O, 4) C and 5) Cu respectively 
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No. Film Stack Kapp (MPa-m1/2) Average Kapp Failure interface
1 Cu Fill (10,000A) 0.3303
Cu Seed ( 1500A) 0.3536 0.35±0.02 Ta/ FTEOS interface
Ta (300A) 0.3708
FTEOS ( 5000A) 0.3311
Oxide ( 450A) 0.3775
0.3760
0.3364
2 Cu Fill (10,000A) 0.3023
Cu Seed ( 1500A) 0.3182 0.32±0.02 TaN/ FTEOS interface
TaN (300A) 0.2990
FTEOS ( 5000A) 0.3175
Oxide ( 450A) 0.3419
0.3398
0.3320
3 Cu Fill (10,000A) 0.4580
Cu Seed ( 1500A) 0.4890 Ta/TaN / FTEOS interface
Ta/TaN (300A) 0.4716 0.48±0.01
FTEOS ( 5000A) 0.4839
Oxide ( 450A)
4 SiN ( 100A) 0.3195
Ta (300A) 0.3572 0.35±0.03 Ta / FTEOS interface
FTEOS ( 5000A) 0.3774
Oxide ( 450A)
5 SiN ( 100A) 0.3712
TaN (300A) 0. 4066 0.39±0.02 TaN / FTEOS interface
FTEOS ( 5000A) 0. 4122
Oxide ( 450A) 0. 3830
6 SiN ( 100A) 0. 4315
Ta/TaN (300A) 0. 4305 0.41±0.02 Ta/TaN / FTEOS interface
FTEOS ( 5000A) 0. 3928
Oxide ( 450A) 0. 3964
0. 4019


























 Cu Samples SiN Samples 
Highest adhesion TaN/Ta bi-layer TaN/Ta bi-layer 
Second Ta barrier TaN barrier 
Third TaN barrier Ta barrier 
 
Table 7.2 Comparison of adhesion strength for different samples 
 
In all cases, the weakest interfaces was the barrier/FTEOS layer, as summarized in 
Table 7.1. There are several possible explanations for this phenomenon. It may be due 
to the large coefficient of thermal expansion (CTE) and modulus mismatch between 
the barrier metal and the FTEOS layer. Ta has a CTE of about 6.5ppm/°C and a high 
modulus of 185GPa compared to FTEOS’s CTE of about 0.94ppm/°C and modulus of 
71.7GPa [4]. This can only serve as an approximation as the CTE values are subjected 
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to changes due to effects of temperature and thickness as well deposition conditions 
[5]. The metallic barriers tend to contract more during the cooling process, compared 
to the organic dielectric, creating a huge tensile stress on the dielectric. The 
incompatible chemical bonding at the interface (as compared to Ta and Cu interface 
where copper wetting with Ta is more pronounced, hence the higher adhesion 
strength) further exacerbates the adhesion bonding between the two layers. The 
presence of residual stresses due to different deposition methods (IPVD for barrier 
layer and CVD for FTEOS deposition) also contribute to increase ease of 
delamination at this interface. 
 
More importantly, the energies needed to delaminate the different samples differed 
quite significantly. The Ta/TaN bilayer tended to have the highest fracture intensity 
compared to the rest of the single layer barrier metal. A possible explanation is that 
the bilayer consisted of 150Å of TaN and Ta respectively. The TaN layer was in 
contact with the FTEOS layer while the Ta layer was in contact with Cu. This 
constitutes a structure where the adjacent layers have similar structure and/or 
chemical properties resulting in enhanced bonding of the layers. Also, the thinner 
layer of TaN (150Å versus 300 Å in other samples) allowed for more tolerance to 
stress mismatch in the contraction of the layers during cooling, hence providing a 
tougher layer to delaminate. This point is further supported by earlier research done 
on the variation of CTE with thickness of film. It has been reported that the CTE of 
FCC structured thin films such as Al varies directly with thickness [5]. A thinner layer 
of FCC structured TaN film (a possible phase in thin layer of film due to the shorter 
exposure to nitrogen) could behave similarly to Al and have lower CTE value close to 
that of FTEOS, resulting in lower stresses due to CTE mismatch during contraction.  
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Ta on the other hand, exhibited stronger interfacial strength compared to TaN, albeit 
weaker than the bilayer. TaN, when deposited to 300Å thickness may have sufficient 
nitrogen content to form many phases of different orientations and lattice sizes. These 
polycrystalline phases of TaN may be the cause of its weakness in bonding compared 
to single-phase β Ta that is commonly formed during deposition on dielectrics. It can 
be foreseen that as more porous low-k dielectric are utilized in future, the use of TaN 
as a barrier may create more reliability problems due to its adhesion weakness. 
 
SiN, on the other hand, exhibited lower adhesion strength compared to the Cu 
samples. The bilayer structure, although stronger than the single layers, was still 
weaker than the Cu bilayer structure. The main reason for this could be the additional 
compressive stresses that SiN film introduced on the substrate. SiN has always been 
utilized as a capping layer for encapsulating interconnects tightly within the dielectric 
due to its compressive nature [6]. In this case, the higher compressive stress on the top 
of the stack film may have introduced more strain into the interface, causing the top 
film to buckle, thus measuring lower adhesion strength during the MELT test. 
 
For Ta samples, both the SiN and Cu samples exhibited similar adhesion strength. 
Interestingly, the adhesion strength of the SiN/TaN/FTEOS interface exceeded the 
Cu/TaN/FTEOS structure. The compressive nature of SiN could have affected the 
residual stresses at the TaN/FTEOS interface, lowering the acting tensile stresses at 
the FTEOS layer, and raising the critical energy release rate, hence allowing better 
adhesion of the TaN to FTEOS.  
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7.3   Stress-Migration Test on Cu/Ta bilayer/Low-k Systems 
Stress migration, also commonly known as stress induced voiding, is the phenomenon 
of metal voiding in conductor lines that are under tension. Moderate temperature 
processing of the interconnect networks often results in a change in resistance of the 
metal interconnect system. Unlike electromigration, which is dependent on the current 
density in the circuit, stress migrations are results of heat stressing and temperature 
fluctuations during processing. The voiding that occurs at certain parts of the 
interconnect lines decrease the area through which the current can flow, hence 
increasing the overall resistance of the circuit. In time, it may even totally sever a 
conductor line, causing circuit failures in the system. An early study on Al lines show 
that maximum voiding occured at 180°C and was caused by nitrogen contamination 
during sputtering [7], by large Si nodules in the Al [8] and by topographical steps [9]. 
The nucleation and growth of voids in the Al lines are a result of stress relaxation in a 
confined environment within the interconnect system. The tensile stresses present in 
the Al lines, which are due to thermal expansion mismatch between the dielectric and 
the metal become the main driving force of this void nucleation. Since the Al lines 
cannot shrink due to the adhesion with the encapsulating passivation, the stress is 
relieved through formation and growth of voids. 
                              
 When the industry switched to the use of Cu as the interconnect metal of choice, it 
was thought that Cu, with its favorable properties (lower thermal expansion 
coefficient and higher modulus) compared to Al, would be relatively immune to stress 
induced voiding. However, because of the different process conditions associated with 
fabricating a Cu interconnect system, the mechanisms of stress induced voiding must 
be re-evaluated. Current research on leading Cu technology has reported stress 
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voiding in the interconnect system [10-12]. One of the prominent mechanisms of 
stress induced voiding was proposed by Ogawa et al. [13]. It was reported that the Cu 
deposition by electroplating on PVD seed layers would allow for grain growth to 
occur in the partially or fully constrained damascene Cu structure. Variations in Cu 
grain sizes would lead to the presence of vacancies within the system. These 
vacancies can start to cluster and eventually form voids. Through simulations, the 
void growth is predicted to form preferentially both below and within the vias, as 
shown in Figure 7.6. Vacancy sources and vacancy diffusion were found to be 
critically important to stress migration issues. The voiding phenomenon was more 
pronounced when vias are connected to wide metal lines that have an abundance of 
vacancies. Process improvements such as thorough annealing before encapsulating 












Figure 7.6 Schematic diagram showing vacancy generation and void formation 
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7.3.1   Experimental Details 
 
To test the reliability of the new damascene structure with low-k dielectric for the 
90nm technology, a series of stress migration tests were carried out. The motivation 
of the study is to observe if certain improvement steps carried out in the damascene 
process could eliminate the formation of voids completely. As the dual damascene via 
structure can be considered the weakest link in the back end system, a test structure 
consisting of 4 metal layers of 0.13 µm in diameter with 3130 links with 0.4 µm wide 
metal trenches was designed for the experiment. 
 
The fabrication process used for the test structure in this study was based on 90nm, 6-
layer metallization technology with single damascene Cu on metal 1 (M1) level and 
dual damascene Cu for subsequent levels. For the test structure, a maximum of 4 
metal layers with 3 different layers of vias were deposited. At each layer, the 
fabrication method follows the dual damascene technique of etching, with the Ta/TaN 
barrier laid down by reactive sputtering and i-PVD techniques respectively. The low-k 
dielectric used was Coral (from Novellus Systems), an organic material consisting of 
Si, C, O and H with a dielectric constant of 3.0. 
 
The improvement steps made to the fabrication process was to first add a N2 gas 
sputter cleaning process to the barrier surface prior to Cu seed deposition and to 
anneal the electroplated Cu for 30 minutes at a temperature of 250°C prior to the 
deposition of the SiN capping layer. This process is repeated for every layer. After the 
4th metal layer was completed, a thick passivation layer was deposited and annealing 
in N2 ambient was done again for defect curing purposes. 
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Two main testing structures used in the analysis were the Kelvin and Chain vias. 
Shown schematically in Figure 7.7a, the Kelvin via structure is a single via linked to 4 
metal lines. 2 metal lines (shown as A and B in light blue) are connected to the top of 
the via while 2 metal lines (shown as C and D in light brown) are connected to the 
bottom of the via. Line A and C are connected to the 2 blue bond pads located beside 
the via while C and D are connected to the adjacent Kelvin vias. The Kelvin via test 
structure is designed to allow for easy identification of failure sites during stress 
testing as each via is isolated. Each Kelvin via is electrically tested separately after 
stressing and abnormal results in the tests will warrant a failure analysis on that via. 
The Chain via test structure consists of 2500 trenches and vias connected in series to 
one another and attached at each ends to bond pads (shown schematically in Figure 
7.7b). The total resistances across the chain vias are measured. It is designed to 
simulate the long interconnect routing in chips and hence to identify possible failure 
sites in typical routings during the stress tests. The high number of trenches and vias 
in the chain structure also give a higher probability of obtaining a failure site (if any) 
during testing. 
A total of 4 wafers consisting of 90 dies of the test structures were prepared and 
tested. For each test structure, 3 identical layers (Kelvin or Chain) are stacked on top 
of one another. By analyzing and comparing the test structures in different layers and 
die positions across the wafer, the failure probability as a function of position/depth of 
the via location can also be studied.  The completed 4 metal layer test structures in 4 
different wafers were tested for their line resistances and then subjected to unbiased 
stress migration testing at 200°C for 250 hours and 500 hours respectively. After heat 
stressing, the test structures were measured again for a rise in resistance.  One set of 
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b) Schematic drawing of 3 layers of Chain vias (side and top view) 
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7.3.2   Resistance testing results for Kelvin vias (250 hours) 
To help observe a trend in the change of resistance across the wafer after heat 
stressing, wafer maps were plotted for each Kelvin and Chain via data (Appendix D) 
and the resistance data were also box plotted for comparison. An example of a wafer 
map is shown in Figure 7.8 where the resistance value and its relative die position in 
the wafer is recorded. The dark part on the wafer map indicates a region of higher 
outlier resistance compared to the rest of the structures on the wafer. The outlier 




Figure 7.8 Example of wafer maps plotted to analyze the resistance trends 
 
From the Kelvin via wafer maps, it is observed that the distribution of high resistance 
areas across the wafer appears to be randomly scattered across the wafer. The overall 
results indicated that heating at elevated temperature for 250 hours does increase the 
resistance of most structures by more than the acceptable 10% change. From the 
comparison box plot in Figure 7.9, besides the Kelvin via 1 structures that have most 
of the resistance change below 10%, Kelvin via 2 and 3 structures experience more 
than 10% resistance change across all 4 wafers. It is also observed that the Kelvin via 
1 has much less resistance changes compared to Kelvin via 2 and 3, with Kelvin via 3 
structures showing the largest resistance change of all. This strongly suggests that the 
higher metal vias (Kelvin via 3) located near the surface of the wafer experienced 
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more stressing than those located in the middle (Kelvin via 2) and at the bottom 











Figure 7.9 Box-plots of Kelvin vias resistance 
 
This observation is contrary to the view that Kelvin via 1 structures have the highest 
resistance among the trio as it undergoes the largest number of cycles of annealing 
during manufacturing. Therefore, this phenomenon is believed to be caused by the top 
part of the wafers undergoing flexural stressing due to the compressive nature of film 
deposition on the wafer surface, hence adding additional stress to the top layer in 
addition to the one induced by heating, causing the larger rise in resistance. The box 
plot indicated substantial increase in the percentage change of resistance but the 
absolute change is actually small. Failure analysis conducted at selected outliers 
failure sites by Focused Ion Beam (FIB) analysis (SEM micrograph shown in Figure 
7.10) indicate no presence of void formation in the trenchs or vias. The overall results 
for the Kelvin via structures indicated that heating at elevated temperature for 250 
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hours does increase the resistance by more than the accepted 10% but the resistance 











Figure 7.10 FIB cut on selected outliers Kelvin via does not indicate significant 
voiding 
 
7.3.3   Resistance testing results for Chain vias (250 hours) 
From the wafer map plotted for Chain vias structures resistance data (shown in Figure 
7.11), we are able to obtain a clearer trend where the region of high resistance lies. It 
is observed that the high resistance regions tends to be located at the outer rim of the 
wafer maps. This could be partially due to the deposition profile of i-PVD of the 
barrier films, where film uniformity gradually decreases from the centre region of the 
wafer, producing a thinner film near the wafer edges. This could result in less uniform 
deposition of the barriers and copper seed in the chain via test structures located at the 
wafer edges, affecting the adhesion of electroplated Cu to the trench and vias and 
therefore reducing the stress migration reliability.  
 
Also, due to the compressive nature of certain thin film deposition (deposition of SiN 
and Cu), process induced distortion of the wafer will cause the edges to bow (concave 
upwards), causing the regions near the wafer edges to undergo a larger strain 
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compared to the center of the wafers. This data is shown in Table 7.3. With the added 





















SiN -180.75 (concave) 4.9 x 109 (tensile) Compressive 
Cu -160.28 (concave) 3.8 x 108 (tensile) Compressive 
  
Table 7.3 Wafer and deposited film stress measured with stress derived based on the 








25.96 2.18 2.16 2.17 393200000.00
2.10 2.16 3.34 2.25 2.26 633700000.00 2.19
8.85 13.73 2.15 6.12 2.43 2.49 2.30 2.27 292700000.00
3.40 2.17 2.16 2.31 2.42 2.51 2.41 2.29 39750000.00
3.01 2.21 2.28 2.30 2.39 2.50 2.45 2.42 104700.00
3.24 2.18 2.26 2.33 2.39 2.50 385.70 2.34 2.59
3.21 2.13 2.24 2.29 2.33 2.45 2.38 2.42 536200000.00
3.13 2.14 2.22 2.31 2.44 20670.00 24510000.00




1.85 1.86 1.84 1.85 1.93
1.80 1.84 1.84 1.89 1.89 1.84 1.86
2.19 1.86 1.84 1.99 2.02 2.04 1.93 1.90 1.96
2.16 1.86 1.87 1.96 2.02 2.09 2.00 1.93 2.05
2.12 1.89 1.95 1.96 2.01 2.08 2.04 1.98 2.01
2.20 1.87 1.92 1.97 2.01 2.08 2.03 1.97 2.00
2.30 1.82 1.91 1.94 1.97 2.04 2.00 2.01 2.22
2.24 1.82 1.89 1.95 2.04 2.08 2.09
2.43 2.52 2.55 2.53 2.59
2.23 2.39 2.44
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Unlike the Kelvin via, there is significant increase in the resistance (beyond 100%) of 
the Chain vias after heating for 250 hours, as shown by the box plot in Figure 7.12. 
Again, there is a rising trend for the wafer resistance change where Chain vias 1 that 
is located deeper within the substrate experience less percentage change compared to 










Figure 7.12 Box-plots of Chain vias resistance 
 
The significant rise in resistance is of course related to the fact that not one but 
thousands of vias were connected in series and either one may contribute to the rise in 
resistance. Another possibility is that some large voids may form somewhere along 
the chain, resulting in an open circuit. To further understand this rise in resistance of 












CVIA1_V.13 Enc.2_Rv  %
CVIA2_V.13 Enc.2_Rv  %
CVIA3_V.13 Enc.2_Rv  %
Standar
d 
1 2 4 3 




7.3.4   Failure Analysis Results and Discussions 
To locate the exact position of a large void, a technique known as the Passive Voltage 
Contrast (PVC) was utilized.  When a sample is observed using SEM, the presence of 
electrical isolation regions versus region that are grounded will appear to give 
different contrast in the image. An isolated conductor will become negatively charged 
due to the build up of electrons trapped from the beam.  Grounded conductors remain 
neutral as the additional electrons are removed. In the isolated sample, secondary 
electrons produced are repelled from the sample towards the detector by the trapped 
negative charge, making this region brighter than the grounded region. This 
phenomenon can be used to locate breaks in metal lines or via chains. From the chain 
via wafer maps, test structures with very high outlier resistance (>1000%) were 
identified and tested by PVC. To do so, one of the bond pads was grounded by using 
laser sputtering to ground the pad to the substrate. Two samples of the SEM 
micrograph of the chain vias tested by PVC method are shown in Figure 7.13. We can 
identify the site of discontinuity easily from the contrasting chains. If the contrast is 
not evident, tilting the stage up to 10° (seen in the right micrograph) can be done to 
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Figure 7.13 PVC showing the site of discontinuity 
 
After obtaining the location of the failure site from PVC, a trench was made using 
Focused Ion Beam technique to expose part of the via chain and further examination 
of the void was done by SEM. Two main failure modes have been identified from the 
FIB analysis. Void formation at the bottom corner edges of the via near the edges is 
observed in Figure 7.15a, causing the via bottom to thin out into a V shape. A 
complete delamination (via pull out) of the via from the bottom trench is also 
observed. Generally the void formation was found to be near the bottom of the vias, 
indicating those areas to be the congregation points of the vacancies. To get a clearer 
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Figure 7.15 TEM images of a) Normal via structure b) voiding at via bottom corner 
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From Figure 7.15, TEM image A shows the cross section of a good via without 
voiding. The Ta barrier can be clearly seen residing at the bottom of the via. This 
barrier is important in preventing Cu diffusion from the top metal layers through the 
via to the bottom metal layer. From image B, we can see the first sign of the voiding 
occurring at the via bottom. The Ta barrier coverage at the via bottom seems to be 
uneven although the bottom coverage is adequate. Image C shows a close up example 
of a via pull-out, whereby it is highly possible that the voiding has started from the via 
bottom and spread across the whole via bottom, severing the via into two. 
 
Simulations done by Hommel et al. [13] gave similar results to these observations by 
TEM. The simulation work proposed that the component σyy (y is the direction 
normal to the surface) in the via becomes more compressive with increasing 
temperature and the radial component σxx gets more tensile. This can lead to a 
vacancy migration to 
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horizontally oriented grain boundaries. The nucleation sites for voids are preferably 
the intersections of grain boundaries with the interface of the copper metallization and 
the barrier. At these sites voids can be nucleated and grow under a tensile hydrostatic 
stress and creating a possible via pull out. 
 
In addition, as can be seen in images A and B, we have also observed the occurrence 
of the void formation where there clearly is no good bottom side-wall coverage of the 
barrier metal near the bottom in the via. This is due to the inability of the conventional 
i-PVD method to lay a conformal barrier in such a high aspect ratio via. However, the 
deposition of the barrier and the Cu seed layer is dependent on this critical process to 
be successful. This inadequacy could result in the formation of tiny pockets of 
unfilled Ta and Cu holes at the bottom corner of the vias. After full deposition of 
copper by electroplating, these unfilled copper micro-voids became sites of vacancy 
migration during thermal stressing, largely due to the varying compressive and tensile 
forces experienced in the via by the variation of expansion of the copper interconnect 
and the dielectric materials, resulting in enlarged holes at the via bottom. These stress-
voiding issues are a clear indication that a better deposition method is necessary for 
laying down a conformal barrier with adequate step coverage in high aspect ratio vias 
and trenches in order to increase reliability. Also, it has been observed that the 
delamination of the via occurs above the via bottom barrier. Before the deposition of 
the Cu seed in the via, an improvement cleaning step was added using N2 gas 
sputtering to clean the barrier at the via bottom. After electroplating, the Cu trench 
was annealed for 30 minutes at a temperature of 250°C for defect curing. It is 
suspected that the annealing temperature or the sputtering gas may affect the Ta 
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barrier surface before deposition, resulting in the via pull out phenomenon after heat 
stressing. This area will be further explored in the section 7.3.6. 
 
7.3.5   Resistance testing summary (500 hours) 
 To investigate whether the resistance change is dependent on the length of 
heat stressing, the first lot of experimental wafers were heated for another 250 hours 
for a total heating time of 500 hours. Then, resistance testing was done on both the 
Kelvin and Chain vias to record their new resistance values.  
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Figure 7.17 shows the comparison plot of the Kelvin and Chain via resistance at 250 
hours and 500 hours stress testing at 200°C. From the Kelvin via box plots, we can see 
that there is an increase of the resistance values when the heating continues for another 
250 hours. The resistance values increased within a small range of 20- 30%. On the other 
hand, the chain via results show catastrophic failure of the interconnect with a rise in 
resistance of over several thousand times. Even after annealing to relieve stress at every 
layer during the damascene process, it is evident that severe voiding still occurs at 
possibly several sites after prolong heating that causes the large increase in resistance 
throughout the series chain vias. Therefore, it is imperative that the pre-deposition 



















7.3.6   Annealing temperature/Gas sputtering Process Comparison 
Cu annealing and Cu pre-deposition cleaning is one of the few critical processes affecting 
interconnect reliability. Annealing at the correct temperature range allows for defect 
curing of the electroplated Cu as well as the formation of larger grain sizes to reduce the 
effect of electromigration.  Therefore the balance in the annealing thermal budget has to 
explored, and annealing temperature and time have to be optimized. From section 7.3.4, 
the mode of failure by via pull out seems to indicate that the pre deposition process of 
barrier cleaning by gas sputtering and the annealing temperature of the Cu for defect 
curing could be largely responsible for the failure of the Chain vias. In the earlier 
experiments, the improvement steps made to the fabrication process was to first add a N2 
gas sputter cleaning process to the barrier surface prior to Cu seed deposition and to 
anneal the electroplated Cu for 30 minutes at a temperature of 250°C prior to the 
deposition of the SiN capping layer. This process is repeated for every layer. After the 4th 
metal layer was completed, a thick passivation layer was deposited and annealing in N2 
ambient again for defect curing purposes. 
 
7.3.6.1   Experimental details 
24 wafers were prepared with 90 dies of test structures in each wafer. For each 
damascene level, the standard process is to do a gas sputtering after barrier deposition to 
pre-clean the surface of the barrier before depositing the Cu seed. After Cu electroplating, 
a high temperature anneal for a specific period of time was done to promote defect curing 
and grain growth. To understand how varying conditions can affect the reliability of the 
chain vias to stress migration testing, for every 3/4 wafers, a different set of conditions 





with varying anneal temperature, period and types of gas were used. The details are 
shown in Table 7.3. For wafer 1-11 and 16-18, the pre-clean gas and the anneal gas were 
both N2 and temperature varied from 150 to 350 °C for 30 minutes with wafer 16-18 
undergoing a longer anneal time of 60 minutes. For wafer 12-15, the pre-clean gas used 
was Ar and the anneal gas was a mixture of H2 and Ar in the ratio 1:9. Anneal 
temperature was kept at 350°C. For wafer 19-21, the pre-clean gas used was N2 and Ar in 
the ratio 1:1 at a temperature of 150°C. This is to check if any difference can be observed 
by changing the sputter gas recipe. Wafer 22-24 used N2 for both process but there was a 
2 step sputtering clean process done (once after barrier deposition and once after Cu seed 









Anneal Gas Duration 
(mins) 
1-3 150 N2 N2 30 
4-7 250 N2 N2 30 
8-11 350 N2 N2 30 
12-15 350 Ar H2/Ar 30 
16-18 150 N2 N2 60 
19-21 150 Ar/N2  Ar/N2  30 
22-24 150 N2 (2 step) N2 30 
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7.3.6.2   Results and Discussions 
 The post annealed resistance results were measured and then tabulated in a box plot, 
shown in Figure 7.18. The change in resistance of almost all the wafers was similar, 
except for two sets of conditions from wafer 4-11. The use of high temperature anneal at 
250°C and 350°C with N2 as the sputtering and anneal gas have very large resistance 
gains after stress testing, indicating the occurrence of via failure and pull out. The wide 
spread of resistance in this samples was indicative that the recipe used was the main 
cause of via pull out failure in the chain vias under high thermal stressing. At a lower 
temperature anneal and with the use of N2 gas for pre-cleaning, the duration of annealing 
does not affect the reliability of the chain vias. By using other gas types for sputtering 
and annealing and with a higher anneal temperature, the results are similar, with no signs 
of major failure in the chain vias, as indicated by their low resistance spread and 










Figure 7.18 Box plot of resistance rise for each wafer after stress testing 
( )R Ω





It seems that the high temperature coupled with the use of N2 sputtering could be the 
major fault in the recipe, rather than the annealing temperature and the anneal gas used. 
With the via pull out shown to be above the barrier at the via bottom, it seems that the 
adhesion between the barrier and the Cu interface has been compromised after pre clean 
sputtering. A possible explanation could be due to the use of N2 as the sputtering gas that 
deposited N atoms at the Ta/TaN barrier surface and coupled with the use of high 
annealing temperature, form a layer of TaN at the barrier /Cu interface. This can reduce 
the adhesion of Cu to the barrier, causing delamination and via pull out under thermal 
stressing. The use of Ar as a cleaning and annealing gas would be preferable as there will 
be no risk of N contamination in the barrier and the use of a longer anneal time may be 
beneficial for grain growth to reduce resistance and electromigration. The modification of 
the 2 step process for Ar does not seem to have added benefits and would not be utilized 
















7.4   Conclusion 
 Quantification of the adhesion strength of backend interconnect diffusion barrier 
films deposited onto FTEOS dielectric was conducted by a method known as modified 
edge lift off test (MELT). The objective is to investigate the adhesion strength differences 
between Ta and TaN single layer as well as Ta/TaN bilayer films. The FTEOS/barrier 
interface was found to be the weakest among all the different barriers tested. The 
presence of different films on top of the diffusion barriers (Cu/TaN/FTEOS versus 
SiN/TaN/FTEOS) was found to affect the adhesion strength to the FTEOS interface. 
 
Stress migration tests were carried out on 3 layers of Kelvin and Chain vias test structures 
designed for qualifying the low-k interconnect systems reliability for 90nm technology. 
Improvement steps in the damascene process (pre-cleaning of barrier and post-annealing 
of Cu) were tested for via structure reliability. Failure analysis reviewed void formation 
at via bottom corners and via pull out phenomenon that pointed mainly to problems in the 
pre-cleaning step before Cu deposition. Increase in anneal time worsen the integrity of 
the damascene structures. Further testing with different sputter gas, annealing time and 
temperature revealed that sputtering with N2 and annealing at higher temperature reduce 
the Cu/barrier adhesion due to likely formation of TaN at the interface. Corrective steps 
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CHAPTER 8: ION BEAM FACILITY AT CIBA 
 
8.1   Introduction 
 
The subsequent chapter describes the quantitative studies of Cu diffusion through ultra-
thin barriers. This process has been studied by Rutherford backscattering spectrometry. 
Both conventional RBS and the newly developed High-Resolution RBS system have 
been utilized. The non-destructive quantitative nature of RBS analysis gives more 
accurate depth profiling of Cu diffusion across these ultra-thin barriers under various 
thermal stressing conditions without the limitations of conventional sputtering analysis 
techniques that will introduce atomic mixing of atoms, especially so when analyzing the 
surface region of ultra-thin films. All the RBS work presented here was done at the 
Centre of Ion Beam Application (CIBA) in the Department of Physics, NUS. 
 
8.2   The Ion Beam Facility at CIBA 
 
A schematic layout of the ion beam facility is shown in Figure 8.1. The ion beam is 
generated by a High Voltage Engineering Europa (HVEE) 3.5 MV Singletron accelerator 
, that has been fitted with a steerer table, a 90° analyzer magnet, a switching magnet and 
3 advanced beam lines. The 10° beam line with respect to the switching magnet is used 
extensively for proton beam writing applications [1]. The 30° beam line is designed for 
general micro beam work (RBS and PIXE) and the 45° beam line is for High- resolution 
RBS analysis and channeling work. 
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8.2.1   The Singletron Accelerator 
Overall 
The Singletron accelerator system [2] comprises of an RF ion source, an accelerator tube, 
equipotential rings that stretch across the length of the accelerator tube assembly, a 
Generating Volt Meter, spark/corona interlock and a high voltage solid state power 
supply. A schematic diagram is shown in Figure 8.2. The high DC voltages involved in 
the acceleration (up to 4 MV) present the possibility of unwanted discharges (sparks), 
both through the accelerator tube and from the terminal to the tank. The use of 
equipotential rings and the design of large radius of curvature of corners help reduce this 
possibility. The accelerator tank is also filled with sulphur hexafluoride (SF6) for 
electrical insulation purposes.  
 
RF Ion Source  
In the ion source bottle, He or H gas is RF ionized and forms a plasma that is confined by 
an axial permanent magnetic field. This magnetic field restricts the paths of the electrons 
and increases the probability of ionization per electron released. Positive ions are then 
extracted through the exit canal by a positive voltage (5kV) to the probe electrode at the 
end of the source bottle and accelerated at required energy levels. The beam output is 
controlled by the gas pressure and RF oscillator power.  
 
Accelerator High Voltage  
The high voltage power supply comprises of the voltage regulator and driver control. 
When setting the terminal voltage of the beam, the RF oscillator apply the voltage across 





2 driver electrodes that transfer the AC power to a high voltage Cockroft-Walton type 
rectifier stack. For each half cycle of the AC voltage, alternate driver electrode will shift 
between positive and negative voltages respectively. When the cathode of the rectifier 
becomes more positive than its anode, a voltage will build up across each rectifier 
through a capacitive charging action produced by the rectifier stack. The cumulative 
build-up of the voltage adds up to become the terminal voltage of the beam.  
 
Figure 8.2 Schematic internal layout of the Singletron accelerator system 
 
8.2.2   Beam Handling Station 
The steerer table extension is used to align the beam emerging from the accelerator with 
the target station. There is the X-Y steerer assembly that deflects and/or displaces the 
beam horizontally and vertically. A non-retractable beam profile monitor provides data 
on the intensity, profile and position of the beam. There is also a retractable Faraday cup 
for current measurement during beam optimization. Further downstream from the steerer 
assembly is a 90° analyzer magnet that analyses the beam according to momentum, and 





for equal kinetic energy ions this will produce a mass analysis. Beyond the 90° magnet is 
another Faraday cup for optimization of the analyzed beam. A switching magnet then 
steers the analyzed beam into one of the available beam lines. 
 
Figure 8.3 Steerer table assembly 
 
8.2.3   30° Nuclear Microscopy Beam Line 
The 30° nuclear microscopy beam line consists of an Oxford Microbeam OM2000 ion 
beam end-station coupled with a triplet high excitation magnetic quadrupole lens OM-
150), a prefocus scanning coils and analyzing chamber for PIXE, RBS, both broad beam 
and focused. 






Figure 8.4 30° nuclear microscopy beam line 
 
8.2.3.1   Analysis Chamber 
The analyzing chamber consists of an octagonal chamber with seven ports for mounting 
different components. A schematic of the chamber is shown in Figure 8.5. The samples 
are first attached to an aluminium chuck with carbon glue which is inserted into a chuck 
holder on a detachable goniometer. The goniometer is then mounted on the top of the 
chamber, serving as a vacuum lid for the chamber. This 4-axis eucentric goniometer 
allows sample translation along 2 orthogonal directions normal to the beam and rotation 
about this same 2 axis. The angular stepsize is 0.025° with a range of ±20° and the 
translation at stepsize is 0.5 µm with a range of 12.5mm. The eucentric design of the 
goniometer serves to prevent lateral movement of the centre of the sample holder when 










working distance binocular zoom microscope is positioned at 45° to the beam. It allows 
for the surface of the samples to be viewed when illuminated internally mounted LEDs or 
during focusing of the beam when the ion beam become visible due to beam fluorescence 
on a piece of quartz attached on the sample holder. Up to 2 surface barrier detectors can 
be placed at a chosen angle from the incident beam for ion beam experiments and the use 
of a Si(Li)  detector can be used simultaneously for X-ray detections. The chamber is 
kept at a base pressure of 10-6 mbar by a magnetically levitated turbo molecular pump. 
 
Figure 8.5 Top view schematics of the analyzing chamber. 
 
8.2.3.2   Quadrupole Lens System 
A magnetic quadrupole lens system with a triplet lens configuration as seen in Figure 8.6 
is used for microbeam applications. It operates by forming a demagnified image of a 
small object aperture (object slits in Figure 8.1) in the target chamber, with a second set 
of slits (collimator slits in Figure 8.1) in order to control the angular divergence of the 





beam. In the triplet lens configuration, the first 2 lens are configured as a coupled triplet 
CDC (converge, diverge, converge) arrangement.  
 
Figure 8.6 The Oxford OM-50 triplet quadrupole lens 
A quad lens has 4 alternating magnetic poles arranged in a specific array, as shown in 
Figure 8.7a. In this setup, a charged particle in the Y plane will experience a converging 
effect while particles in the X plane will experience a diverging effect. Charged particles 
not in these planes will experience both X and Y component forces (Figure 8.7b). 
Therefore a single quadrupole lens is able to focus the charged particles into a line focus 
in the horizontal plane but diverges the beam strongly in the vertical plane (Figure 8.7c). 
To produce a point focus, at least 2 quadrupole lenses in series are needed with an 
orientation of 90° to one another. Figure 8.8 shows the schematic of how charge particles 
get focused through a triplet lens setup. High demagnification in both X and Y planes can 
be achieved for such configuration. A 2MeV proton beam spot of 300 x 500 nm has been 
achieved on this setup. 



























Figure 8.7 a) Cross section of a typical quadrupole lens, b) magnetic field action on   
positive charged particles travelling into the plane of the paper at various points in the 












Figure 8.8 Side view schematics of the trajectories of charged particles across the 












8.2.3.3   Data Acquisition System 
The data acquisition system used is the Oxford Microbeam data acquisition software 
(OMDAQ). A schematic of the setup is shown in Figure 8.9. Detector signals after pre-
amp and amplifier modulation will enter the analog to digital converter (ADC) which 
accepts up to 8 inputs at a time. Scan coordinate signals can also be controlled via a Scan 
Amplifier (OM40e) for scanning the beam in microbeam work. Total charge accumulated 
is measured by the charge digitizer (OM35e) and entered into the OMDAQ interface 
directly for quantitative measurements. RBS spectra analyses are performed either with 
RUMP [3] or SIMNRA [4]. Program simulation of the experimental spectra gives 




Figure 8.9 Schematic setup of OMDAQ system 





8.2.4   45° High-Resolution RBS System Beam Line 
Conventional RBS analysis makes use of a solid state detectors that have typical energy 
resolution of 12-15keV. This translates to an approximate depth resolution of 20-30 nm. 
If the experiment is conducted using glancing angle geometry with respect to the sample 
normal, where the sample and/or the detectors are placed at large angles, the depth 
resolution can be improved somewhat to around 10 nm. Due to the rapid advancement in 
nanotechnology research, the ability to analyze and characterize thin films down to near 
monolayer resolution becomes increasingly critical. The typical depth resolution of 
conventional RBS would be unsuitable for ultra-thin film studies as the diffusion depth of 
copper may be in sub nanometer regime. In order to reach near monolayer accuracy in 
depth resolution, improvements to the existing RBS experimental setup have to be 
implemented. Ongoing development work has been done on a high resolution Rutherford 
Backscattering Spectroscopy (HRBS) machine at the 45° beam line at CIBA. The 
equipment setup includes a UHV scattering chamber with an attached 5 axis gonoimeter 
and integrated load lock system, a 90° magnetic spectrometer with 26.6° inclined 
boundaries for double focusing (bending radius of 175mm) and a 100mm by 15mm 
multi-channel plate (MCP) - position sensitive detector (PSD) located in the focal plane 
of the spectrometer which replaces the standard silicon detector for charge detection. The 
magnetic chamber is mounted on rails so that scattering angle can be varied from 30° to 
125°.  This setup is shown in Figure 8.10. The details of the system will be further 
illustrated in the subsequent subsections.  Typical beam energies used with the magnetic 
spectrometer ange from 300-500 keV. The glancing angle and the MCP-PSD assembly 
utilized for charge detection significantly increases the depth resolution of the RBS 





technique, making it an ideal analytical tool for non–destructive thin film studies. Table 
8.1 shows a summary of the comparison between RBS and HRBS system. 
 
 
Figure 8.10 HRBS system at 45° beam line 
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8.2.4.1   Working Principles of HRBS System 
Magnetic spectrometers are known to allow for an increase of the energy resolution by an 
order of magnitude or more [6], allowing for near mono-layer depth resolution. In the 
HRBS system, nearly monoenergetic He+ ions (ranging from 300-500keV) from the 
accelerator will be incident on the target, which will be placed at a glancing angle to the 
incident beam. The backscattered ions containing information of the sample will have 
different energies and momentum. By passing through a fixed magnetic field at the 
magnet, the He+ ions with higher energies will be following through trajectories with 
larger radius of curvature. Figure 8.11 depicts the path the ions will take after the 
magnetic separation. The more energetic ions with energy ratio, where E0 is the energy of 
the beam that will hit the centre of the MCP exactly, will follow the red path compared to 









Figure 8.11 Schematic of ions flight in 90° bending magnet 
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The positions of the incoming ions are measured by an assembly of a micro-channel plate 
(MCP) with a 1-dimension focal plane position sensitive detector (PSD). The ions hit the 
MCP, the surface of which is a material with a low electron emission work function. The 
initial few electrons released at the site of impact causes an avalanche of other electrons 
to be released in each channel by a process called cascaded secondary emission (Figure 
8.12). These new electrons also collide with the surface, creating a chain reaction that 
results in a large number of electrons (in the region of 107-1010) leaving the channel and 
striking the detector. The microchannels in the MCP are created at a slight angle (5 to 8° 
bias) to encourage electron collisions and reduce backflow of ions produced at the output 
side (illustrated in Figure 8.12).  The position of the ion impact can be calculated by the 
charge division method. The charge leaving either end of the PSD will be qA and qB 
respectively. This is illustrated in the data acquisition setup in Figure 8.12. After 
amplification, one part the charge signals are summed up and inverted, and combined 
with the other part before entering the Position Sensitive Detector Analyzer (PSDA). The 







 where L is the 
length of the detector. The signal after processing goes through the PSDA where the 
charge division is applied. There will be two new analog output signals from the PSDA, 
one which is after charge division and the other containing only the sum of the charges 
(same signal as the summed charge input signal to PSDA). The charged divided signal 
will enter Analog-Digital Converter 1 (ADC1) and the summed only signal will enter 
ADC2. The multi-channel anyalzer (MCA) which is used to sort out the channel positions 
according to input signal heights will give a position spectrum output in MCA 1, whereby 





the distribution of the backscattered ions along fixed position intervals along the PSD is 
obtained. In MCA 2, the output is the total charge collected over the same time interval 
from both side of the PSD. However, the required spectrum is an energy spectrum, the 
distribution of the backscattered ions with respect to ion energies. To convert a position 
spectrum to an energy spectrum would require the mapping of the energy values to each 




Figure 8.12 Data acquisition system of HRBS setup 
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During the calibration, an elemental surface edge (ie. a fixed signal) is scanned across the 
detector length by varying the B field of the magnetic spectrometer which was measured 
by a Hall probe. Such a calibration spectrum is shown in Figure 8.13. Since the equation 




= , the ratio 




ε = , which is 







 by relating the magnetic force to the centripetal force in the magnetic 
field. A plot of detector ε against position is obtained from the calibration run as shown in 
Figure 8.14. The line is fitted with a 6th order polynomial (green line). The position-
energy relationship is then extracted from its gradient and the energy spectrum ( )f E is 
compounded as: ( ) ( )( ) 1
o
dX




 =   
 
where  ( )F X  is the position spectrum, to get a RBS spectrum for analysis. Figure 8.14 


































































































Figure 8.15 HRBS spectra of 10 nm SiO2/Si 
The beam energy used was 300keV He+ with a scattering angle of 65°. The target 
normal set was 35° and 55° to the beam respectively. A RUMP simulation fit for 
the 55° spectrum gives an energy resolution of 1.2keV that translates to near 








































8.2.5   Improvements and Adaptations to HRBS System 
The resolution of the system is dependent heavily on the spectrometer ion optics and the 
response characteristics of the focal plane detector. Careful analysis of the spectrometer 
ion optics and adaptations to the data processing are therefore essential to fully exploit 
the sub-nanometer depth resolution of the system. The following subsections will focus 
on several areas of work done on the HRBS system before sample measurement takes 
place. They include: 
 
1. Energy calibration of Singletron Accelerator 
2. Channeling- Angular divergence of beam 
3. Channeling- Goniometer alignment 
4. Analysis of Spectrometer Ion Optics  
5. MCP gain correction 
6. Spectrum background 















8.2.5.1   Energy Calibration of Singletron Accelerator 
 
 The Si resonance/ proton backscattering technique [8] was used for the energy 
calibration of the accelerator. This was done to eliminate systematic error by ensuring 
that the actual energy of the beam is consistent with the machine energy readout by the 
generating voltmeter (GVM). Sharp resonant peaks occur in the Si proton elastic 
backscattering cross section occurs at beam energies of Ep= 1.645MeV and Ep= 
2.087MeV [9]. The positions of these peaks are characteristic of the beam energy, thus 
enabling calibration to be done. The experiment was done at the 30° beam line using a 
scattering angle of 160°. Spectra at nominal beam energies from 1.7MeV to 2.2MeV, in 
intervals of 0.1MeV were taken. The nominal energies are taken from the GVM output 
that is displayed on the control computer of the accelerator.  
 
A generating voltmeter (GVM) is a device which uses a time-varying capacitance to 
measure D.C high voltages. It comprises of a motor-driven rotor with one or more metal 
vanes at ground potential. When the rotor is rotated, it alternately covers and uncovers a 
stator that is connected to ground through a load resistance. When the rotating rotor and 
the stator are exposed to the electric field of a high voltage electrode, an alternating 
current flows through the stator and the load resistance to ground. This current is rectified 
and filtered to produce a D.C signal related in magnitude to the high voltage being 
measured. Factors which affect the GVM’s sensitivity include the area of sensing 
electrode and the precision of the measuring instruments and motor. The GVM can be 
used to measure precise terminal voltage relatively but the actual terminal voltage has to 
be determined experimentally by the calibration process. 





 The collected spectra are then fitted using the SIMNRA code and Gurbich [9] theoretical 
stopping cross sections data for protons in Si (overlapping spectra shown in Figure 8.16) 
with a best fit theoretical energy value. For each spectrum taken at a specific energy, a 
WxSiy spectrum was also taken. The channel position of the W and Si surface leading 
edges were noted. This is necessary for the energy conversion for each Si spectra at 
different energies during simulations. The best fit beam energy is obtained when the 
position of the simulated resonance peak of the Si matches the data. The fit error of each 
spectrum is obtained from the energy deviation from the best fit beam energy that allow 
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Where exp ( )N i is the number of experimental counts in channel i, and ( )simN i  then 
number of simulated counts in channel i, and 
 
 2 2 2( 1) ( 1) 1Best fitE Eχ χ χ∆ ∆ = = ∆ = − =  
 
Where 2Best fitχ is the minimized 
2χ  with an optimized fitted energy value E, and the fit 
error calculated to be 1 Best fitE E E∆ = ∆ = − . More details of this error estimation process 
can be found in [17]. Combined with the quoted Si resonance uncertainty of 0.3% [8], the 
total uncertainties of the energies is shown by the error bars in Figure 8.18, which 
displays the experimental fit results of the actual beam voltage against the machine GVM 
voltage.  


























 Figure 8.16 Spectra of proton backscattering from silicon, simulated with 




















































8.2.5.2   Channeling- Angular divergence of beam 
 The critical angle required for channeling experiments is on the order of 1° for Si 
with MeV He+ ions at room temperature. Therefore, the goniometer step size and the 
angular divergence of the beam must be much below this value. In order to define beam 
divergence, 2 slits separated by a fixed length of beam path L are required. By defining 
the size of one or both slits, the maximum angular spread of the ion beam can be defined. 
In the 45º beam line, beam divergence θ is less than 2.2×10-4 radians, or 0.013° by the 
installation of a 1mm collimator slit near Faraday cup 2 and a motorized adjustable slit 









Figure 8.18 Installation position of slit housing to restrict angle divergence of 
beam. 
1mm Collimator 





8.2.5.3   Channeling- Goniometer Alignment 
It is important that the goniometer is aligned to the incoming beam as minor errors in 
rotaional alignment would affect the sample angle positioning with respect to the beam 
and affect the results in channeling experiments. The HRBS goniometer allows for 
precise rotations along 2 directions: θ (rotation about the vertical axis) and φ (rotation 
about the horizontal axis). To help determine the exact position of the sample with 
respect to the beam, the precise steering of the ion beam along  the major <001> axis of a 
Si sample (known commonly as axial channeling) was done with a beam energy of 2 
MeV He+ with the PIPS detector angle at 150° scattering angle. A “box scan” is first 
performed around the goniometer zero position to locate the precise location of the 
minimums. Both θ and φ are varied in a ±5° range size, with step of 0.2°. The data is then 
mapped out using the software DipAnalysis and connecting lines are drawn between the 
minimum of each dip, indicating the position of the planar channeling minimum. The 
intercept point of these will then be the axial channel positions (shown in Figure 8.17). 
Once the precise dip (θ and φ) coordinates have been determined, a θ line scan (fixing φ 
and varying θ) and a φ line scan (fixing θ and varying φ) was done to ascertain that the 
coordinates are correct. The goniometer is then zeroed at the minimum point position of 
the dip. The end result is that both θ and φ of the goniometer is set to the axially 
channeled position of the Si (001) plane with respect to the beam (shown in Figure 8.18). 
 
 
















-1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1
Theta
Phi











8.2.5.4   Analysis of Spectrometer Ion Optics 
The bending properties of the magnetic spectrometer can be affected by the main uniform 
field between the pole pieces and the non-uniform fringe field at the entrance and exit. 
This bending property has been studied using both analytical and computational methods 
and the results were compared to the experimental data. Here, the main results are 





ε = at a fixed magnetic field of the spectrometer, where 0E  is the energy of 
the ion following the central trajectory. The exact shapes of the entrance and exit edges of 
the spectrometer are used for both studies, but only SIMION [11] numerically simulates 
the exact fringe field whereas the analytical matrix study uses a hard-edge model as an 
approximation (as shown in Figure 8.19). The experimental data is obtained in an 
equivalent situation where ions with a fixed energy are flown through a magnetic field 
that is varied. The result obtained (Figure 8.20) shows reasonable agreement of both 
analytical and computational studies with the experimental data, concluding that the 
spectrometer is working as designed.      


























Figure 8.21 Plots of magnetic field strengths with path length of ions as they are flown 
through the spectrometer. SIMION simulation of fringe fields shows reasonable 
agreement with experimental result. The analytical calculation uses an expanded hard-











Figure 8.22 Plot of position of ion impact with MCP with varying ion energy ε. SIMION 
shows better agreement with experimental result than the analytical calculations due to its 
accurate fringe field approximation. 





8.2.5.5   MCP Gain Correction 
The measured spectrum directly read out from the MCA is a convolution of the true 
backscattered spectrum from the sample (incident spectrum) coupled with the inherent 
non-linearity and efficiency function of the detection system.. In order to correct for this 
non-linearity, a correction was applied to recover the incident spectrum. This is done by 
utilizing a thick, uniform and amorphous Au standard to obtain a spectrum. This raw 
spectrum represent an ion distribution at equal position intervals along the MCP plate 
(position spectrum), which is subsequently converted into a distribution at equal ion 
energy intervals (energy spectrum) using the standard calibration process. A theoretical 
energy spectrum is simulated and compared to the energy spectrum from a normal 
calibration. A 1×m correction matrix can then be derived where each entry is a correction 
factor for each energy interval by assuming that the gold standard is uniformly thick. By 
taking ratio of the uncorrected spectra to the theoretical spectra, we can obtain a list of 
correction factors for the energy spectrum. This energy spectrum correction matrix must 
then be processed in a reverse calibration process to obtain a correction matrix for the 
position spectrum, so as to map out the true non-linearity along the physical length of the 
MCP. Subsequently, all raw data from the position spectrum must be corrected for the 
variation in the gain so as to obtain the final true energy spectrum. The result obtained is 
shown in Figure 8.23. The corrected spectra shows agreement with the theoretical 
spectrum in general trend, but fine structures from non-linear MCP response remain. The 
reverse calibration process to the correction matrix has been processed into a new 
calibration file in which all subsequent HRBS spectra are corrected before the analysis 
with SIMNRA. 









































Figure 8.23 Plots of uncorrected, corrected and theoretical spectra. 
 
8.2.5.6   Spectrum Background 
From all measured HRBS spectra, there exists a background noise that is evident in areas 
with no elemental signals and may propagate throughout the spectra, as shown in Figure 
8.24. These noises could cover a small signal from a trace element in the thin film and 
work has been done to understand the characteristics of this background noise from 
experimental measurements. 




































Figure 8.24 HRBS spectra showing background noise 
 
 
Characterization of the background 
 
4 different samples (HfO2, CuO, Indium-Tin Oxide -ITO and TaN) were measured under 
different experimental conditions (shown in Figure 8.25): 
1. Different scattering geometry (θ at 40° and 60°, φ at 10° and -10°) 
2. Different MCP bias settings ( 1.90V and 1.96V) 







































































































































































































1:θ =+60°  2: θ=+ 40°   3: φ =-10°   4: φ =+10°   5:Bias 1.90  6:Bias 1.96  7:Low Beam E 
 































Figure 8.26 Background noise data of HfO2, CuO, ITO and TaN under varied conditions 
 





Two regions are used for the background signal study. The integral of the counts in the 
selected regions are taken from the same channel regions for all samples (Region 1: 
Channel 210-260 and Region 2: Channel 430-450 in Figure 8.24). These integral counts 
from the selected channels are then normalized to the substrate counts for the respective 
experimental conditions and the results are summarized and compared in Figure 8.26. 
Comparing the two regions, under all test conditions the background signal was present, 
and in region 1 is about 5 times larger than in region 2.  
 
The overall background distribution in the spectrum appears to be uncorrelated with the 
sample and experimental conditions. It was assumed that the background signal stems 
from low energy ions that were scattered off the entrance slit or on the magnet walls and 
then follow trajectories that impact on the MCP without correlation with their energy. 
There is also a possibility that the background stems from dual scattering of ions within 
the sample. Unlike single scattering events, dual scattering is a process whereby the 
incident ion trajectory goes through two large angle deflections in the sample before 
exiting the sample (Figure 8.27). These dual scattering events have been known to cause 
the background behind the low energy edge of high atomic number elements to be raised 
[12-16].  
 
Figure 8.27 Schematic diagram of an impinging ion undergoing single (left) and dual 
(right) scattering in a sample [4] 
 





Dual scattering calculation 
In order to check if the background is caused mainly by dual scattering events, an RBS 
spectrum was simulated to include dual scattering using the SIMNRA program so as to 
obtain an estimate of the contribution made to the background height. The background 
obtained from the simulated spectrum is then compared with the experimental 
background. The conditions used for the simulations were the same as the experimental 
spectrum and the ratio of background noise over the substrate was calculated. Figure 8.28 
shows the RBS simulation and experimental results (plotted semi-logarithmically) for a 
1nm TaN/SiO2/Si sample simulated for both dual and single scattering events. It is 
observed that the simulated background from dual scattering is more than 2 orders of 
magnitude than the experimental background. Table 8.2 compares the numerical results 
for the total counts within 50 channels taken from the substrate and background regions. 
The background contribution from dual scattering is only 0.06% which is much lower 
than the background from the experimental spectrum at 13.96%, both normalized to their 
respective substrate.  
Wall Scattering -Filter as remedy 
From the simulation results, background contribution by dual scattering of ions within the 
sample can be excluded and it is more probable that the background contribution is from 
low energy scattered ions from the magnet walls or at the entrance slit and landing on 
various positions of the MCP with no correlation to their actual beam energies. In order 
to reduce the background of the system, an electrostatic filter was therefore inserted. The 
use of an electrostatic filter would remove the low energy ions that produce the 
background before they can hit the MCP. 

































Figure 8.28 RBS spectrum of a1nm TaN/SiO2/Si sample plotted in Log scale to compare 









Counts Ratio % 
Dual Scattering 2.09 E+04 1.26 E+01 6.02E-04 0.06 
Experimental 2.17 E+04 3.03 E+03 1.39E-01 13.96 
 
 
Table 8.2 Comparison of background to substrate % ratio for simulated dual scattering 













8.2.5.7   Implementation of electrostatic filter 
 
Electrostatic Filter Design and Placement 
 
 
The backscattered ions pass through the bending magnet and then enter a rectangular 
vacuum envelope (Figure 8.29a) before entering the MCP chamber. The electrostatic 
filter was placed in this region and mounted by screws to the MCP chamber window 
(Figure 8.29b). The measured internal dimensions of the vacuum envelope are 120mm x 
25mm. To avoid the bending magnet’s fringe field, the maximum permissible length of 














Figure 8.29 Layout of the bending magnet and MCP chamber 
 
 
The plate is made of highly polished 136-stainless steel with a dimension of 140mm x 
110mm. In order to place the plate at the correct height in the vacuum system such that 
the ions will pass through the centre region of the plate, the bottom plate has to be at a 
thickness of 3.5mm and the top plate at 1.5mm respectively (represented in grey). The 
precise placement of the M4 ceramic screw and nut (represented in white) will give the 
plates the dimensions as shown in Figure 8.30. The plate separation is kept at 10mm so as 
to be similar to the width of the MCP. 
Rectangular Vacuum Envelope 
Chamber   Window 
a b
















The electrostatic filter is shown in Figure 8.31a. The plate is positioned in the tunnel and 
secured to the external window (Figure 8.31b-d). The wires lead towards the top of the 
chamber and are attached to floating SHV connectors (Figure 8.31e-f). An ORTEC Dual 






















































































Calculations of Plate Potential  
We need to select the energy of the filter such that low energy ions are deflected so that 
they cannot hit the MCP. Let the initial velocity of the ion be 0v  and the displacement 
and acceleration be s and a respectively. The voltage across the electrostatic filter be V.  


















⊥∴ =  and 0a =  
Where E=electrical field of plate, F= force acting on the charge, q= charge of ion, 
m=mass of ion. And a=acceleration of ion. Since the ions have constant energies and 
enters the plate horizontally, 
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Since the relationship between s⊥  and s  is know, the trajectory of the ions in the 
electrostatic filter can be calculated. Figure 8.30 shows a sketch of the ions trajectories 
calculated for different energies at a potential difference of 1kV across the filter, with the 






















Figure 8.32 Scale schematic model of different energy ion trajectories after entering the 
electrostatic filter set at a potential difference of 1kV 
 
It can be seen that the lower energy ions are trapped within the electrostatic filter while 
the higher energy ions are displaced slightly while maintaining their path towards the 
MCP. Since the maximum energy of the ions entering the electrostatic filter is 500keV, 
the maximum voltage across the electrostatic filter can be calculated. Assuming that the 
beam is entering the electrostatic plate from the centre, to acquire a deflection of 5mm for 

















completely deflect a 500keV He+ ion would be 5.1kV. Since the plate is designed to 
select lower energies ions, the potential difference required would be significantly lower 







To determine how the background noise will vary with respect to the filter’s potential, a 
series of experiments was set up to determine the optimal setting for the electrostatic 
plate for background reduction. A 500keV He+ beam that has been collimated to 2mm x 
2mm size was used for this RBS analysis with a scattering angle of 65°. The target used 
was a 2nm TaN/SiO2/Si sample and was tilted at 45° with respect to the beam. The 
bending magnet current was set to 15A. The end condition for each run was set to 
40,000µC. The potentials on the top plate was initially set to negative values for the first 
data set and then set to positive for the second data set for comparison. For each potential 
difference setting across the plate, both the top and bottom plate were set with equal but 
opposite potentials (For example, to set 1000V across the plate, the top plate was set to 
+500V and the bottom plate set to -500V). The testing voltages range from 0V to 4000V 
















Results and Discussions 
 
Figure 8.32 shows the RBS spectra overlay of the TaN sample taken with different 
potential setting and with the top plate set at negative potential. We observe a significant 
reduction in the background noise after the plate potential has been set. To quantify the 
results, the overlay is split into 4 main regions. Channel 80-120 is the substrate region; 
channel 180 to 280 background region 1, channel 310-380 Ta peak region and channel 










Figure 8.33 Spectra overlay of the TaN sample with varying potentials across the plate 
(Top plate at negative potential)  
 
 
20A TaN under different Electrostatic Potential 
0




















Region 1 Ta Peak Region 2 










































For each of the channel regions, the total counts per channel were obtained. This result is 
shown in Figure 8.33. As the potential difference across the plate was raised from 0V to 
1500V, we can see a 3 fold decrease in both the background region. Subsequently, further 
increase of the potential does not appear to improve the reduction of the background 
counts. At a highest potential difference of 4000V, there is significant distortion made to 
the spectra (shown as a red spectrum in Figure 8.33) where there is a sharp drop in the 



















8.34 Total counts of background 1& 2, Ta peak (reduced 10 times) and Si substrate 






















Comparing the counts of the Ta peak and the Si substrate, we can observe that the counts 
in both regions are flat from 1000V to 3500V which indicates that there is no reduction in 
the overall counts of the Ta peak and substrate when using the electrostatic plate. 
Therefore, the use of a low 1500V potential difference across the plate with negative 
potential set at the top plate is capable of reducing the background count by a factor of 3 
without affecting data collection. 
 



















Figure 8.35 Spectra overlay of the TaN sample with varying potentials across the plate 
(Top plate at positive potential) 
 
 




























Region 1 Ta Peak Region 2 





The experiment was next done with the top electrostatic plate set at positive potential. 
Figure 8.34 shows the RBS overlay of the results. During the experiments, no spectrum 
was collected beyond the setting of 1000V and the experiment was rerun by reducing the 
step size of the potential to 100V and the data was collected from 0 to 800V. From the 
RBS overlay, we can observe significant reduction in the background from all of the 
voltage settings. Also, there is significant drop in the substrate and Ta peak as the voltage 
is raised. The same 4 regions are demarcated and the total counts analyzed results shown 
in Figure 8.35. From as little as 100V onwards in both regions, we see a 3 fold decrease 
in the background and these reduction remains from 100V to 500V. As the voltage 
increases to 800V, the background counts in region 1 and 2 remain relatively flat. 
However, the Ta and Si substrate counts both drop significantly as the voltage rises, 
which was not the same when the top plate was negative. This shows that the potential 
across the plate is affecting the signal acquisition across the whole spectrum.  
 
There is a clear indication that the backscattered beam after passing through the bending 
magnet is entering the electrostatic filter off center. This is illustrated schematically in 
Figure 8.36. As the beam is entering the filter near the bottom region, the setting of a 
negative potential at the top plate deflects the main beam upwards towards the centre of 
the MCP thus registering a high count for all the signals while the weaker energy ions are 
trapped within the plate, hence reducing the background count. 





























Figure 8.36 Counts of background region1& 2, Ta peak (reduced 10 times) and Si 
substrate (reduced 3 times).  (Top plate at positive potential)  
 
 
An increase in voltage simply shifts the main beam higher up the MCP without reducing 
any signal counts. However, by changing to a positive potential in the top plate, a slight 
increase to 1000V deflected the beam downwards completely away from the MCP, thus 
registering no signal during data acquisition. A slight increase in plate potential deflects 
the beam towards the lower end of the MCP and trapping weak energy ions within the 
plate. However, gradual increase of this potential deflects the main beam more, causing 
























































Figure 8.37 Schematic illustrations showing path of beam under the influence of the 







Top Plate Negative 
Top Plate Positive 





8.3   Conclusion 
 
In order to get near monolayer accuracy in depth resolution, improvements to the existing 
RBS experimental setup have to be done. Ongoing development work has been done on a 
high resolution Rutherford Backscattering Spectroscopy (HRBS) machine at the 45° 
beam line at CIBA. Due to the inherent complexity of equipment setup and data 
acquisition and processing in the HRBS system, we have carried out several analyses on 
the data collection and processing methods as well as improvement to the hardware to 
ensure accuracy in the results. Analysis of the spectrometer ion optics and adaptations to 
the data processing are therefore essential to fully exploit the sub-nanometer depth 
resolution of the system. 
 
Si resonance / proton back scattering technique was used for the energy calibration of the 
accelerator to eliminate systematic error readings from the GVM. A 1mm collimator slit 
was installed near Faraday cup 2 with a motorized adjustable slit housing 4.5m away to 
restrict the maximum beam divergence angle to below 2.2E-4 radians. The 5 axis 
goniometer of the HRBS chamber was aligned by setting the φ and θ of the goniometer to 
the axially channeled position of the Si(001) plane with respect to the beam.  
 
The bending property of the magnet has been studied in our group using both analytical 
and computational methods and their results compared to the experimental data. Results 
shows reasonable agreement of both analytical and computational studies with the 
experimental data, concluding that the spectrometer is working as designed.   Correction 





of non-linearity along the MCP was done through a matrix method was carried out to 
obtain a list of correction factors for the energy spectrum to process the experimental data 
correctly. 
 
Work has also been done to understand the characteristics of this background noise from 
experimental measurements. Different samples under different scattering geometry, MCP 
bias setting and incident beam currents were tested to yield relatively random results that 
does seem to be affected by the test conditions. It is highly possible that this background 
noise is contributed by the random bombardment of low energy ions on the various 
positions of the MCP. In order to reduce the background noise, an electrostatic filter was 
successfully implemented and tested with different potentials at both plates By setting an 
appropriate potential difference (~1.5kV) across the plate with the top plate set at 
negative potential, a 3 fold reduction in background noise was achieved without affecting 
count rate. The entry height of the beam into the filter was found to be off-centered when 
setting the top plate at opposite potential. Due to the entry height of the beam, the top 
plate positive setting was found unsuitable as it deflects the main beam away from the 
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CHAPTER 9: QUANTITIVE STUDIES OF Cu DIFFUSION THROUGH 
ULTRA-THIN Ta-BASED BARRIERS 
. 
9.1   Introduction 
Both Ta and TaN have been extensively studied because of their excellent diffusion 
properties and stable structures [1-18]. The use of reactive sputtering to create 
polycrystalline TaN films and its effect on Ta and Cu crystallography has been studied in 
earlier chapters and the adhesion properties of Cu on Ta/TaN sandwich structure to a 
low-k substrate was shown to be better than on TaN single layer. There has been an 
ongoing effort to improve barrier performance to compensate for a decrease in thickness. 
The need for smaller pitch widths and higher aspect ratio structures to fill in future 
interconnect layouts will eventually reduce barrier thickness to 10nm or less [19], and 
when even smaller structures are needed (32nm and below), a single highly conformal 
layer of amorphous barrier with 1-3nm thickness may become the only feasible solution 
to prevent copper diffusion. 
 Atomic Layer Deposition (ALD) techniques that utilize different combinations of 
metal-organic precursors with self-limiting reactions has become one of the chosen 
deposition method to replace the former reactive sputtering and CVD techniques for 
depositing these ultra-thin barriers with high conformity. The need to understand and 
characterize the properties of the barrier film produced by ALD is imperative as there is 
high potential that this technique be used in the industry for depositing ultra-thin film 
barriers in the near future. Different deposition techniques (CVD / PVD / ALD) tend to 
produce different microstructure and film properties that can affect the diffusion blocking 
capabilities of the barrier. Currently, there are a few different metal organic precursors 
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that have been employed in the production of Ta and TaN ALD films. Some common 
ones for producing TaN films are pentakis-dimethylamino-tantalum (PDMAT), pentakis-
diethylamino-tantalum (PDEAT) and tert-butyllimidotris-diethylamido-tantalum 
(TBTDET) and they are mixed with ammonia, hydrogen and nitrogen gases to form TaN 
films. For Ta films, the metal halides such as TaCl5, TaBr5 and TaI5 are used with suitable 
reducing agents as reactant. The ALD TaN film studied this chapter is deposited by a 
cyclical precursor mixture of PDMAT vapour and NH3. In this chapter, a 10nm bilayer 
Ta/TaN barrier and varying thickness of a single TaN layer from 1-3nm under thermal 
stressing have been studied. 
 To study the films Cu diffusion blocking capability, Rutherford Backscattering 
Spectrometry has been utilized to acquire quantitative diffusion profiles of Cu diffusion 
under different thermal stressing conditions. The non-destructive nature of RBS gives 
more accurate depth profiles of the samples compared to other sputtering analytical 
techniques that are affected by the knock-on effects (cascade mixing) [20-21] caused by 
the energetic sputtering ions when analyzing thin films. This is demonstrated in Figure 
9.1a which shows the SIMS depth profile of a 5nm TaN film deposited by ALD. The 
sample thickness has been first confirmed by TEM before depth profiling (Figure9.1b) 
and the top 200nm Cu layer was then selectively etched away leaving behind only 5nm 
thick TaN on SiO2 (Figure 9.1c). The SIMS profile of the TaN/SiO2 sample shows that 
atoms from the surface 5nm thick TaN barrier have penetrated beyond ~20-40 nm into 
the substrate due to the knock on effects by the energetic ions during analysis. Thus we 
can observe that sputtering analysis can severely affect the accuracy of the depth 
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profiling results in the study of these ultra-thin samples and is therefore not 
recommended for this study.  




























Figure 9.1 SIMS profile and TEM cross-sections of as deposited 5nm TaN a) with Cu and 
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9.2   Thermal Stress Study of 10nm i-PVD Ta/ ALD TaN Bilayer Barrier 
 
  The motivation of this research is to understand the diffusion barrier properties of 
a 10nm Ta/TaN bilayer film to thermal stressing. The thickness proposed is near to the 
thickness limitation of i-PVD techniques for depositing the top Ta layer, beyond which 
uniformity issues will arise. A bilayer structure in thinner barriers has the potential to 
increase performance without sacrificing adhesion reliability in the film. The 
combination of a low resistivity α Ta layer on top of amorphous or polycrystalline TaN 
deposited by ALD could provide a low resistance layer,with high Cu blocking capability 
,as required for near future technological nodes. 
 
9.2.1   Experimental Details 
The samples were 200 µm p-type Si(100) wafers as the substrate, with a 150nm thick 
layer of fluorinated tetraethylorthosilicate (FTEOS) film coated using plasma enhanced 
chemical vapour deposition (PECVD). For the preparation of the 5nm ALD TaxNy film 
with, the deposition was done in a Applied Materials ALD chamber using PDMAT 
vapour and NH3 at a flow rate of 500sccm and 1500sccm respectively. The Ar purge gas 
was set to 3000sccm. The deposition pressure was at 3 Torr and the deposition 
temperature at 275°C. 18-deposition cycles were used for depositing 10Å thickness of 
TaxNy, with each cycle lasting 4 seconds. Subsequently, 5nm of Ta and 200 nm of Cu 
film was deposited by ionized physical vapour deposition (i-PVD) using Applied 
Materials Encore 2 with a DC power of 15kW at a bias power of 400W and 38kW at a 
bias power of 600W respectively. The Ar flow rate used was 4sccm at 25°C. 
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The samples were thermally treated between 150°C and 850°C in a vacuum furnace at a 
vacuum pressure of 5E-5 Torr for 30 minutes and sheet resistance measurements were 
done with a RESMAP four point probe to check for any hints of Cu diffusion in the film 
stack within 30 mins of annealing. For subsequent measurements, the Cu film on top was 
selectively etched away with ammonium persulphate solution with dilution factor of 1:5. 
This is to allow for sensitive detection of any Cu diffusion through the barrier film and to 
facilitate the analysis of the ultra-thin TaxNy film. The details of the microstructure, 
resistivity, conformity, roughness and thermal stability was investigated by various 
analytical techniques such as X-ray diffraction (XRD), atomic force microscopy (AFM), 
four-point probe test, transmission electron microscopy (TEM), X-ray photoelectron 
spectroscopy (XPS) and Rutherford backscattering spectroscopy (RBS). 
 
9.2.2   Results and Discussion 
 
The as-deposited samples were checked by cross section TEM to ensure that the films are 
of the correct thickness. Although the Ta and TaN layers are not distinguishable from the 
high resolution TEM image as seen in Figure 9.2, the measurement indicated the correct 
thickness and both film layers appear to be amorphous.  There appears to be a 2nm layer 
which is of different contrast at the interface of the Cu and Ta. This layer was been 
previously observed by Kwon et al and is believed to be a solid state non- crystalline 
region which seems to increase the bonding between Cu and Ta [4-5]. To measure the 
uniformity of the iPVD films, analysis by tapping mode AFM was carried out with the 
copper layer removed. The RMS value of the as deposited film was found to be ~2 nm.  
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Figure 9.2 TEM micrographs of Cu/Ta/TaN/ SiO2 films 
 
 
The film’s microstructure is further confirmed by glancing angle XRD 2θ scans with 
grazing incident angle of 2° using Cu Kα radiation (λ=1.5406Å) at 50kv and 20mA on 
the Cu/Ta/ TaxNy /substrate sample and Ta/ TaxNy /substrate alone to obtain clearer peak 
signals from the thin barrier film. From Figure 9.3a, the sample without copper revealed 
low intensity broad α Ta (110) and Ta (211) peaks only without the presence of any 
major TaxNy peaks, indicating the formation of low concentration of BCC Ta structures 
on top of an amorphous TaxNy film, which is significantly different from polycrystalline 
TaxNy films obtained from reactive sputtering in earlier works. The amorphous nature of 
the base TaxNy layer helps reduce the number of diffusion pathways for the Cu atoms, 
serving well as a passive and adherent barrier compared to polycrystalline structures 
which have grain boundaries. An XRD scan for the sample with copper in Figure 9.3b 
shows a weak intensity broad Cu (111) peak which indicates the presence of fine Cu 
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In order to obtain more accurate copper diffusion data in this study, the bulk copper must 
be removed after annealing in order to get a RBS depth profile data less affected by 
straggling in the Cu. The minute amount of diffused copper in the dielectric is then 
measureable. The top copper film layer was removed by immersion in ammonium 
persulfate solution for 15 minutes which dissolves the surface copper readily but does not 
affect the diffused copper in the substrate as this is a surface limited reaction. This 
effectiveness of this etching process is confirmed by RBS analysis. Figure 9.5 compares 
the RBS spectra taken at beam energy of 2MeV using He+ with the detector at a 
scattering angle of 160° of the as-deposited film structure before and after copper etching. 
The arrows indicate the surface energies of the respective elements. Before etching, the 
200 nm surface Cu can be observed in the RBS spectrum in Figure 9.5a. After exposure 
to the etchant for 15 minutes, no trace of Cu was seen on the sample surface, as observed 










Figure 9.4 RBS spectrum with surface Cu (a) and without surface Cu after etching (b) 
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9.2.2.1   Electrical Properties  
The films were subjected to a range of annealing temperatures, from 150°C to 850°C for  
30 minutes at vacuum of 5E-6 millibar. Immediately after annealing, sheet resistance 
measurements were conducted by the four point probe method. This measurement is 
dominated by the Cu layer (thick Cu layer with low resistivity compared to barrier film) 
and is an indirect method of monitoring the condition of the surface Cu and possibly any 
reactions with the barrier. The data shows a gradual rise in sheet resistance, ranging from 
20 mΩ/sq to 40mΩ/sq as the annealing temperature increased from 150 to 650°C. The 
small rise in resistance is an indication of surface Cu reaction but is not a prominent 
indicator of interlayer reactions. Subsequently, the sheet resistance rises abruptly in the 
temperature range of 750 to 850°C, indicating more severe Cu/barrier intermixing or 
surface Cu agglomeration. However, in the 150°C-650°C region, the copper could have 









Figure 9.5 Sheet resistance measurements as a function of annealing temperature 
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9.2.2.2   Microstructure Properties  
To characterize the surface morphology of the barrier, the top copper layer was removed 
and a Digital Instruments Dimension 3100 AFM in tapping-mode was used to measure 
the grain size and roughness of the barrier film after annealing. Figure 9.7 shows the 
AFM measurement results of the roughness with respect to annealing temperature. The 
RMS roughness of the sample increase gradually from ~2nm to ~5nm as annealing 
temperature rose to 450°C. As the deposited thickness of the barrier is 10nm, the 
roughness change in the surface indicates grain growth without losing barrier integrity. 
As the temperature increase to 550°C and beyond, the roughness of the sample went 
beyond 10nm, indicating a possibility that the integrity of the barrier could have been 
breached and Cu diffusion into the dielectric has occurred from this temperature onwards. 
AFM 3D images shown in Figure 9.8 give a visual perspective of the changes made to 




































Figure 9.6 Barrier surface roughness as a function of annealing temperature 
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From 150°C to 250°C, the roughness change in the barrier is not significantly different 
but from 350°C onwards, the surface roughness was observed to increase in scattered 
regions and subsequently, agglomeration of larger grain structures could be seen forming 
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agglomeration process is driven by grain growth and surface energy reduction in thin 
films [22,23].  
The film’s surface microstructure and barrier integrity was further confirmed by XPS 
analysis using a non-monochromatised Mg Kα source. The binding energy scale of the 
spectrometer was calibrated against the C1s peak at 284.8eV. A compound peak was 
observed, suggesting more than 1 component is present in the film. The deconvolution of 
the Ta peaks was done by Kratos analytical software [24]. Shown in Figure 9.8 are the 
XPS spectra of Ta4f for the 350°C and 650°C annealed sample. In both samples, the 
peaks of Ta 4f7/2 and Ta 4f5/2 for Ta oxide appear at 26.6 and 28.6eV respectively. This 
result is expected as the films were exposed to air after removing the surface Cu before 
XPS analysis and Ta is known to react with O readily to form a thin oxide layer (Ta2O5) 
when exposed to atmosphere even for a short period of time [25]. In the 350°C annealed 
sample, Ta 4f7/2 and Ta 4f5/2 peaks for Ta were also identified at 22.6 and 24.6eV 
respectively, indicating that both Ta and its oxide are present at the surface and the 
bilayer structure is intact without intermixing of the barrier. In the 650°C annealed 
sample, Ta 4f7/2 and Ta 4f5/2 peaks of TaN was identified at 24.3 and 26.3 respectively. 
As TaN was deposited beneath Ta in the bilayer structure, the presence of TaN at the 
surface indicated severe barrier mixing from this temperature onwards. The Cu blocking 
capability of the intermixed barrier could not be ascertained at this stage and is further 
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Ta2O5 (4f 7/2) 
 
TaN (4f 5/2) 
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Ta2O5 (4f 5/2) 
 
Binding energy data: 
 
             Ta4f7/2  Ta4f5/2 
Ta         22.6      24.6 
TaN       24.3     26.3 
Ta2O5    26.6      28.6 
350°C 
650°C 
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9.2.2.3   Cu Diffusion Study by RBS analysis 
 
The annealed samples were analyzed using Rutherford Backscattering Spectrometry 
(RBS) to understand the Cu blocking capability of the barriers at elevated temperature. 
The energy of the He+ beam was 2MeV at a scattering angle of 160° with a 50mm2 
passivated implanted planar silicon (PIPS) detector of 14keV energy resolution. In order 
to increase the depth resolution, the target was further tilted to an angle of 57° with 
respect to the beam. The respective spectra normalized to charge and overlayed are 
shown in Figure 9.10, with the surface energies indicated. The Cu peaks have been 


























Figure 9.9 Overlay of RBS spectra of varying anneal temperature at 160° scattering angle 
with sample tilted at glancing angle geometry  
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From the overlay spectrums in Figure 9.10, we observe the presence of Cu in the film 
even after surface removal of the top Cu film layer. This indicated that Cu has penetrated 
the barrier at several annealing temperature and possibly entered the dielectric region. 
The effects of surface roughening of the bilayer structure can be seen from the declining 
height and the broadening of the low energy tail of the Ta peaks as annealing temperature 
increases. To understand the extent of Cu diffusion through the barrier, the individual 
RBS spectra at different annealing temperatures were fitted by the XRUMP software [26] 















Figure 9.10 A fitted RBS spectrum of 550°C sample using XRUMP software with the 
element depth profile attached 
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Figure 9.11 shows an example of a fitted RBS spectrum using XRUMP with the 
elemental depth profile attached. As RBS analysis is not sensitive to light elements such 
as O and N, the sum of their concentration (O+N) with respect to depth is shown. All 
fitted spectra are found in Appendix E and only the depth profiles are shown for 
discussion purposes. Figure 9.12 shows the elemental depth profile plot of both the 
150°C and 250°C annealed samples. The simulation shows the presence of a ~7 nm thick 











Figure 9.11 Elemental depth profiles of 150°C and 250°C annealed sample 
 
 
There is O detected in the surface Ta, indicating the formation of Ta oxide at the surface 
as confirmed by previous XPS studies. Ar impurities are also detected in the barrier. The 
increase in thickness of the top Ta layer after annealing could be due to the increasing 
roughness of the barrier film after annealing as seen from the AFM micrographs as well 
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removal of surface Cu.  For both samples, a low Cu concentration was detected at ~2 
atomic % in the top layer of Ta. Even at these low temperature anneal, Cu atoms have 
penetrated into the Ta top layer of the bilayer barrier. This low concentration Cu 
diffusion could not be easily detected if the surface Cu layer had not been removed. 
There was no visible change to the bottom TaN layer after annealing and barrier’s 

















Figure 9.12 Elemental depth profiles of 350°C and 450°C annealed sample 
 
 
At 350°C, the elemental depth profile of the sample shows an increase in the thickness of 
the top Ta oxide layer to ~11nm (Figure 9.13). Cu penetration remains at the surface Ta 
oxide layer at ~2.2 atomic % for the first ~5 nm and a lower concentration of ~ 1.5 
atomic % ~5nm deeper into the barrier. More severe oxidation of the top Ta layer was 
seen compared to lower temperature annealed samples. There is no Cu detected in the 
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barrier. The top Ta oxide barrier contain ~ 4 atomic % of Cu while the bottom TaN 
barrier had ~13 atomic %. Ta from TaN layer was also detected in the dielectric region. It 
is assumed that the increase in thickness of the top Ta oxide layer is caused by the 
increase in grain size and roughness of the top Ta oxide layer. This change of the 
microstructure of Ta has provided a fast diffusion pathway for the Cu atoms and the 
evidence is clear from the 3 fold increase in Cu atoms accumulated in the bottom TaN 
layer. No Cu was detected in the dielectric region indicating that the bilayer barrier 


















Figure 9.13 Elemental depth profiles of 550°C and 650°C annealed sample 
 
 
A single layer of Ta barrier (of the same thickness as the bilayer) would have undergone 
similar microstructural changes as the Ta in the bilayer and may have compromised on 
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film was able to reduce the Cu diffusion pathways significantly and block diffusing Cu 
up to a temperature of 550°C at this thickness. At 650°C, the first signs of 
barrier/dielectric intermixing was detected at ~20 nm depth in the sample at the 
TaN/dielectric interface (Figure 9.14), where ~5 atomic % of TaN was detected with ~4 
atomic % of Cu at this mixed interface indicating that the amorphous TaN barrier has 
started to fail at this point when its crystallization temperature was reached [27,28]. 
Higher annealing temperature at 750°C shows a linear diffusant layer of TaN from ~15 
nm to ~37nm deep into the dielectric layer as well as towards the top Ta oxide layer 
(Figure 9.15). Low concentration of Cu was detected with the diffused barrier down to 
this depth, confirming the complete breakdown of the bilayer barrier. At the final 
temperature of 850°, out diffusion of Si was detected at the surface of the bilayer barrier, 
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9.3   Thermal Stress Study of 1-3nm ALD TaN Barrier 
As the technology advances towards the low nanometer regime, the anticipated 
thicknesses of these diffusion barriers for future generations of devices are rapidly 
reduced to 5nm and less [19]. Bilayer barrier at this stage may not be possible due to 
thickness and deposition uniformity constraints. Atomic Layer Deposition (ALD) 
techniques that utilize different combinations of metal-organic precursors with self-
limiting reactions have become the deposition method of choice, replacing the former 
reactive sputtering and CVD techniques for depositing these ultra-thin barriers with high 
conformity. Accelerated testing methods including  thermal and electrical stressing are 
necessary in assessing the performance and reliability of these ultra-thin films which are 
expected to perform less ideally compared to their thicker predecessors. Diffusion 
profiles of Cu into barriers have mostly been studied by Tof-SIMS systems and other 
sputtering techniques [20,21]. Although accurate, the main limitation of sputtering 
analytical techniques is the cascading or knock-on effects caused by the energetic 
incident ions that can cause the analyzed film to be pushed deeper into the substrate, 
affecting the overall accuracy of the diffusion data that is derived. This effect would be 
exacerbated if the films being analyzed are in the order of a few nanometers. It has been 
reported that thin film atoms are displaced by knock-on effects up to 10 times the original 
film thickness [29]. In this study, copper diffusion has been measured for single layer 
ALD deposited TaxNy films, with thickness ranging from 1 to 3 nm for a temperature 
range of 150°C to 550°C. The copper diffusion depth profiles were then analyzed by low 
energy non-destructive High Resolution Rutherford backscattering spectrometry (H-
RBS) technique available at CIBA [30]. Unlike conventional RBS systems, where the 
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depth resolution is limited by the Si detector to 5-10nm, the high resolution RBS system 
(see chapter 8) utilizes a magnetic spectrometer comprising of a 90° double focusing 
sector magnet and a 1D-Multi-Channel Plate (MCP) focal plane detector which allows 
the depth resolution to be improved by a factor of 10 compared to conventional RBS 
systems, thus giving near monolayer depth resolution capability [30,31]. With the 
enhanced depth resolution, accurate quantitative results of copper diffusion depth profile 
can be mapped out and studied.  
 
9.3.1  Experimental Details 
 
The samples substrates were 200 µm p-type Si(100)  wafers, coated  with a 150nm thick 
layer of tetraethylorthosilicate (TEOS) SiO2 film using  Ar in a plasma enhanced 
chemical vapour deposition (PECVD) process. For the deposition of the TaxNy films with 
varying thicknesses ranging from 10-50Å, atomic layer deposition was done in a Applied 
Materials ALD chamber using PDMAT vapour and NH3 at a flow rate of 500sccm and 
1500sccm respectively. The Ar purge gas was set to 3000sccm. The deposition pressure 
was at 3 Torr and the deposition temperature at 275°C. An 18-deposition cycle was used 
for depositing 10Å thickness of TaxNy, with each cycle lasting 4 seconds. Subsequently, 
200 nm of Cu film was deposited by ionized physical vapour deposition (i-PVD) using 
Applied Materials Encore 2 with a DC power of 38kW at a bias power of 600W. 
 
The samples were thermally treated between 150°C and 550°C in a vacuum furnace at a 
vacuum pressure of 5E-6 mbar for 30 minutes and sheet resistance measurements were 
done with a RESMAP four point probe to check for any hints of Cu diffusion in the film 
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stack. For subsequent measurements, the Cu film on top was selectively etched with 
ammonium persulphate solution. This is to allow for sensitive detection of any Cu 
diffusion through the barrier film and to facilitate the analysis of the ultra-thin TaxNy 
film. A Digital Instruments Dimension 3100 tapping-mode AFM is used to measure any 
roughness change in the TaxNy film due to annealing. X-ray diffraction (XRD) 2θ scan 
was performed at an incident angle of 2°, with Cu Kα radiation (λ=1.5406Å) at 50kv and 
20mA using a SHIMADZU XRD-6000 LAB to characterize the crystallographic 
orientation of TaxNy films before and after annealing.  
 
For the Cu diffusion study, the samples were analyzed by High–Resolution RBS (HRBS). 
A 500keV He+ beam that has been collimated to 2mm x 2mm beam size was used for 
this analysis and a scattering angle of 65° was chosen to favor elemental peaks separation 
of Cu and Ta for accurate analysis. The backscattered ions  were analyzed by a 90° 
spectrometer magnet and collected by a focal plane detector, which consists of a 100 mm 
micro-channel plate (MCP) stacked on a 1-D position sensitive detector placed at the 
focal plane of the spectrometer. The samples were measured at a sample tilt of 45° to the 
beam, and the respective spectra were then simulated and fitted using the SIMNRA 
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Figure 9.15 HRBS spectrum for 10Å -30Å samples (left) with Concentration and total Ta 
counts with thickness (right) 
 
The pre-annealed samples were analyzed after removing the surface copper by chemical 
etching. All spectra were first processed by correcting for the non-linear gain variation 
along the length of the MCP, and a low-level linear background was then subtracted. The 
elemental surface peaks are indicated by arrows in Figure 9.16. No surface copper was 
detected after etching, indicating the absence of Cu in the TaN film itself. From SIMNRA 
fits, a composition ratio of near 1:1 has been detected for the TaN film, and this has been 
confirmed by XPS analysis. The areal density and total Ta counts from the integral of the 
spectra varies quite linearly with nominal sample thickness, demonstrating linearity of the 
deposition process. A high percentage of O has been detected in the TaN film structure, 
which is largely due to the oxidative etching process during Cu removal. The gradual 
slope of the low-energy edge of the Ta signals and in the leading edge of the Si signals 
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2θ scans indicated the film to be amorphous, with no evident TaxNy crystalline phases, as 











































Figure 9.17 Sheet resistance measurements as a function of annealing temperature 
The sheet resistance was measured within 30 minutes of annealing as a means of 
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only slight variations within a range of less than 4µΩ/sq from the pre-annealed samples 
(Figure 9.18). There is no significant increase in the resistance for any sample; except for 
a slight  increase around  150°C anneal temperature for the thicker samples. It is 
concluded that the diffusion of minute amounts of Cu through the barrier was not evident 
in this measurement. Therefore, the thermal stability of the barrier films could not be 
ascertained. 





























Figure 9.18 RMS roughness measurements as a function of annealing temperature 
 
The uniformity of the ALD films were measured by tapping mode AFM using an area of 
2 um after the copper layer was removed. The average RMS value of the unannealed film 
with varying thickness was found to be in the range of ~2.4-3.2 nm which was slightly 
somewhat rough for ALD samples. The 1nm barrier was measured to have an initial 
roughness of 2.4nm and increased significantly with annealing temperature to ~4.8nm.  
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The roughness of the film at this stage is already 4 times that of the deposited film, 
indicating more severe microstructural changes and barrier failure. Thicker 2 and 3nm 
samples was observed to have similar roughness values with respect to annealing 
temperature, measuring within a smaller range from ~3nm to ~4nm. TEM analysis (as 
seen in Figure 9.20) showed that the unannealed thin barrier film was uniform in 
thickness but conformed well to the intrinsic roughness of the dielectric layer, giving rise 
to a measured rough interface layer. Cu diffusion studies will not be affected by this 











Figure 9.19 Cross section TEMs showing unannealed 2nm uniform TaN barrier 
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A 2nm thick annealed sample was analyzed by XPS analysis using a non-
monochromatised Mg Kα source. The binding energy scale of the spectrometer was 
calibrated against the C1s peak at 284.8eV. Deconvolution of the peaks by the Kratos 
analytical software [24] and matching with the Ta4f 5/2 and Ta4f 7/2 binding energy 
database gives an insight to the kinds of bonding between Ta, N and O. Shown in Figure 
9.20 are the XPS spectra of Ta4f and the O1s.The peaks of Ta 4f7/2 and Ta 4f5/2 for Ta 
oxide (Ta2O5) were identified at 26.6 and 28.6eV respectively. This result is expected as 
removing surface Cu was done by an oxidative etching process and unreacted Ta in the 
TaN film reacts with O readily to form a thin oxide layer when exposed to atmosphere 
[25]. Ta 4f7/2 and Ta 4f5/2 peaks of TaN were also identified at 24.3 and 26.3 respectively. 
The deconvolution of O1s peaks identified the presence of O from Ta2O5 and 
contamination from atmospheric O with peaks at 533.1eV and 530.7eV respectively. To 
determined the integrity of the barriers, the annealed samples were analyzed by HRBS to 
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9.3.2.1   HRBS analysis of 1nm TaN barrier film 
Figure.9.21 shows an overlay of the HRBS spectra of the 1nm barrier films annealed 
from 150°C -550°C with the region from channel 280 to 410 multiplied by a factor of 50. 
The surface energies of the elements detected in the films are marked at their respective 
positions in the figure. Regions corresponding to the barrier and dielectric (TEOS) are  
indicated according to the Cu depth scale. In all samples, O is detected in the TaN film, 
as already observed in XPS analysis. There is a gradual decrease in Ta peak height and a 
spread in the tail of the lower energy edge indicating an increase in roughness of the film 
and film thickness as annealing temperature increases. Simulations by SIMNRA were 












Figure 9.21 Overlay of HRBS spectra of 1nm samples at varying annealing temperature, 
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Figure 9.23 Cu and Si depth profiles of 1nm barrier annealed from 150-500°C 
 
Since the movement of Cu and Si are of main interest, the Cu and Si depth profiles are 
also re-plotted in Figure 9.24 to give a clearer illustration. From the HRBS spectrum in 
Figure 9.22, at 150°C annealing temperature, a clear peak is seen at channel 389 
(0.47MeV), corresponding  to Cu backscattered from the sample surface. The SIMNRA 
fit reveals a maximum atomic composition of ~1.5% at the surface, decreasing to 0.3 
atomic % at ~1.2nm. Si was also detected at the surface. Beyond ~1.2nm to 2.9 nm, ~1.0 
atomic % of Cu was detected together with 8 atomic % of Si. This clearly indicates that 
part of the barrier has mixed with the dielectric and barrier failure has already begun at 
this point. For the rest of the annealed samples from 250°C-550°C, Cu can be detected 
both in the barrier film as well as in the dielectric region, demonstrating the complete 
failure of the barrier (demonstrated in Figure 9.24 by the intermixing of Si and Cu). The 
atomic percentage of diffused Cu varies with annealing temperature and range from ~0 to 
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0.5% and the penetration depth was observed to reach ~8nm with an annealing 
temperature of 450°C and beyond. Furthermore, from 250°C onwards, the leading edges 
of the Si signals show a protruding step, indicating the presence of Si at the surface of the 
TaN film structure. Since the temperature is too low for the formation of a silicide layer 
with TaN [32] , it is believed that the TaN film agglomerated into larger clusters of TaN 
grains and thus exposing the SiO2 underneath, an indication that the TaN film is not 
thermally stable at this thickness. This phenomenon was seen both on AFM and planar 
FESEM micrographs. Figure 9.24a shows the as deposited and annealed state of the films 
surface at the same magnification from FESEM. Larger nucleated grains of TaN were 
observed after annealing, which have exposed the underlying TEOS layer in other parts 
of the surface, explaining the surface Si signals detected by HRBS analysis.  Figure 9.24b 
also shows the change in grain size and roughness of the film measured by AFM with 
rising temperature, demonstrating the instability of the 1nm TaN films as compared to 
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Figure 9.24 FESEM (a) and AFM micrographs(b) indicating agglomeration of 1nm TaN 







As deposited 350°C 
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As the annealing temperature increases, the Ta peak heights in the spectra decrease with a 
longer trailing edge, while maintaining an approximately constant total number of counts. 
This is an indication that the roughness of the film is increasing, possibly due to the 
agglomeration of the TaN thin films, as shown in the AFM plots in Figure 9.24b. 
Glancing angle XRD measurements at an incident angle of 2° for the various 
temperatures produced no observable peaks, indicating that crystallization of TaN has not 
occurred. An interesting observation was the increase in Ar concentration in the TaN film 
as the annealing temperatures increase. This is shown by the rising Ar peaks at channel 
320 in Figure 9.22 which were absent in the as-deposited samples. This indicates that the 
diffusion of Ar is primarily from the TEOS layer beneath, which was contaminated by 
the Ar plasma during deposition. The shape of the Ar peaks indicates that the Ar is 
present throughout the TaN film, with simulations giving a maximum atomic 
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9.3.2.2   HRBS analysis of 2 and 3nm TaN barrier film 
Figure 9.25 show the HRBS spectra of the 2nm and 3nm barrier films annealed from 
150°C to 550°C with the region from channel 270 to 410 multiplied by a factor of 50. 
Simulations by SIMNRA were done to fit the spectra and the full elemental depth profiles 
and the Cu/Si depth profiles have been plotted in Figure 9.26. and Figure 9.27 
respectively. From the Cu/Si depth profiles in Figure 9.27, it can be observed that the 
2nm barrier samples yielded only slightly better results after annealing. A prominent Cu 
peak at 150°C indicates the presence of Cu in the TaN film but no intermixing of Si was 
detected in the barrier at this point. However, from 250°C onwards, trace amount of Cu 
was already detected in the TEOS region up to ~10nm deep, indicating that the barrier 
has already failed at this low temperature. Cu diffusion to various depths can be observed 
clearly from higher temperature annealing although it can be seen that the diffusion depth 










Figure 9.25 Overlayed HRBS spectrums of 2nm samples (left) 3nm annealed samples 
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Figure 9.27 Cu and Si depth profiles of 2nm barrier annealed from 150-500°C  
 
For the thicker 3nm samples, results looked more promising. The full elemental depth 
profiles and the Cu/Si depth profiles have been plotted in Figure 9.28. and Figure 9.29 
respectively. With reference to Figure 9.29, the 150°C to 350°C annealed samples have 
presence of Cu detected in the TaN film but there was no breaching of Si into the barrier, 
which does not constitute to barrier failure yet. Only at a higher temperature of 450°C 
onwards was Cu detected deeper in the dielectric region, indicating barrier failure at this 
point, but Si was still not detected near the surface region of the film, indicating the 
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Figure 9.29 Cu and Si depth profiles of 3nm barrier annealed from 150-500°C 
 
Although ALD TaN film is amorphous, the growth mechanism had been previously 
observed by Loyld et al [33] and Nakahara et al [34] to be similar to crystalline film 
growth [35]. A process known as “Coalescence Induced Void Formation (CIVF)” was 
proposed for the film growth and consists of 3 main stages, as illustrated by the schematic 
diagrams in Figure 9.28. In the first stage of film growth, low mobility adatoms are 
agglomerated and form amorphous clusters at the surface of the substrate. The nucleated 
clusters grow three dimensionally as the grains coalesce and started joining to form grain 
boundaries in the second stage. These boundaries are considered density deficient and 
contain large numbers of small voids (zone A). As the film grows thicker to the third 
stage, the overall grain size increase and there is a decrease in the number of grain 
boundaries in the top film as compared to the initial layer (zone B). Larger voids are 
formed then. Since XRD has confirmed that the film remained amorphous as the 
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crystallization temperature of the film was not reached after the annealing, it is unlikely 









Figure 9.30 Schematic diagrams for the growth mechanism of thin films [35] 
 
Based on these experimental results and the growth of thin film from “CIVF” theory, the 
failure of the barrier could be explained as follow. For the 1nm film, it is more likely that 
the film reached only the second stage due to its low thickness, then agglomeration of 
atoms were just beginning to grow into a critical size to form boundaries with 
neighboring clusters (start of zone A formation). The film looks uniform but contains a 
high density of voids. Low temperature annealing causes the film to lower surface energy 
by forming larger amorphous clusters thereby exposing the underlying dielectric, which 
was observed by the HRBS analysis. 
For the 2nm sample, Si was not observed after annealing indicating that agglomeration 
was not the main problem here. Instead, stage two growth formation (zone A) did 
happen, but there was not enough thickness to enter the third stage of film growth to form 
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the layer in zone B. Therefore, the stage two film contains a large void density with 
numerous pathways at the boundaries. The large density of voids acts as fast diffusion 
path for Cu atoms to migrate easily and thereby giving similar performance as the 1nm 
film. When the thickness reaches a critical value of ~3nm did the third stage of film 
growth occurs (zone B), giving rise to a proper amorphous film layer with very low void 


















          CHAPTER 9: QUANTITAIVE STUDIES OF Cu DIFFUSION THROUGH ULTRA-THIN Ta-BASED               




9.4  Conclusions 
 
 
The microstructure and diffusion blocking capability of a bilayer film consisting of 5nm 
i-PVD Ta on 5nm ALD TaN was studied by various surface analytical methods and the 
diffusion profile of Cu analyzed by RBS. The thin bilayer film was able to withstand Cu 
diffusion up to 550°C, compared to a single layer Ta film of similar thickness. Beyond 
550°C the agglomeration and barrier mixing was found to occur. High resolution RBS 
was used to study the diffusion of Cu through ultra-thin ALD TaN barriers ranging from 
1-3nm. 1 and 2 nm TaN was found to be unsuitable in preventing Cu diffusion even at a 
low temperature of 150°C  and 250°C respectively. In contrast, the 3nm  films show more 
potential to work well up to a much higher temperature of 450°C. Surface Si was 
detected in the 1 nm samples, suggesting that the TaN agglomerates during annealing due 
to insufficient thickness to maintain structural stability. Ar diffusion from TEOS was also 
detected as annealing temperature increases. The growth mechanisms of amorphous film 
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CHAPTER 10: CONCLUSIONS AND OUTLOOK 
 
10.1 Summary of Results  
Ta and its compounds are excellent barriers in preventing Cu diffusion in the backend 
interconnect system. Due to the complex microstructure of Ta based compound that 
could be formed from different deposition techniques and the need to improve on ultra-
thin barrier reliability for higher technological nodes, a wide range of studies have been 
conducted on Ta based barriers in this dissertation. 
 
The effect of nitrogen flow rate on the phase formation of TaN formation through ionized 
physical vapor deposition (i-PVD) as well as its effect on the subsequent deposition of Cu 
seed and the bulk Cu layer has been studied. The objective is to understand the barrier 
characteristics and its effect, if any, on the formation of Cu<111> phases. The four main 
phases of Orthorhombic, Hexagonal, BCC and FCC were found to be present in the TaN 
film, with BCC and Orthorhombic phases being the major constituents over different 
flow rates of nitrogen. A summary of the different crystallographic orientations has been 
recorded. The presence of a high percentage of BCC TaN substrate was found to increase 
the formation of Ta <110>. Contrary to former reports, it was found that the presence of 
Ta(110) does not facilitate the growth of Cu(111) seed layer. Thicker electroplated Cu 
always exhibit <111> texture independent of the Cu seed orientation and the underlying 
Ta or TaxNy based diffusion barrier. 
 
Quantification of the adhesion strength of backend interconnect diffusion barrier films 
deposited onto FTEOS dielectric was conducted by a method known as Modified Edge 




Lift off Test (MELT). This is to study the adhesion strength differences between Ta and 
TaN single layer as well as Ta/TaN bilayer films. The FTEOS/barrier interface was found 
to be the weakest among all the different barriers tested. The presence of different films 
on top of the diffusion barriers (Cu/TaN/FTEOS versus SiN/TaN/FTEOS) was found to 
affect the adhesion strength of the TaN/ FTEOS interface. 
 
Stress migration tests were carried out on 3 layers of Kelvin and Chain vias test structures 
designed for qualifying the low-k interconnect systems reliability. Improvement steps in 
the damascene process (pre-cleaning of barrier and post-annealing of Cu) were tested for 
via structure reliability. Failure analysis reviewed void formation at via bottom corners 
and via pull out phenomenon that pointed mainly to problems in the pre-cleaning step 
before Cu deposition. Increase in annealing time worsens the integrity of the damascene 
structures. Further testing with different sputter gas, annealing time and temperature 
revealed that sputtering with N2 and annealing at higher temperature reduce the 
Cu/barrier adhesion due to likely formation of TaN at the interface. Corrective steps 
made to the depositing process were shown to improve overall reliability of the 
structures. 
 
To further understand the reliability of ultra-thin barriers, quantitative studies of Cu 
diffusion into the substrate was carried out extensively by Rutherford Backscattering 
Spectrometry. In order to get near monolayer accuracy in depth resolution, improvements 
to the existing RBS experimental setup was done. Development work was done on a high 
resolution Rutherford Backscattering Spectroscopy (HRBS) machine at the 45° beam line 




at CIBA. Due to the inherent complexity of equipment setup and data acquisition and 
processing in the HRBS system, several analyses on the data collection and processing 
methods were carried out as well as improvement to the existing hardware to ensure 
accuracy in the results. Analysis of the spectrometer ion optics and adaptations to the data 
processing that were carried out were as follow:  
 
Si resonance / proton back scattering technique was used for the energy calibration of the 
accelerator to eliminate systematic error readings from the GVM. A 1mm collimator slit 
was installed near Faraday cup 2 with a motorized adjustable slit housing 4.5m away to 
restrict the maximum beam divergence angle to below 2.2E-4 radians. The 5 axis 
goniometer of the HRBS chamber was aligned by setting the φ and θ of the goniometer to 
the axially channeled position of the Si(001) plane with respect to the beam.  
 
The bending property of the magnet has been studied in our group using both analytical 
and computational methods and their results compared to the experimental data. Results 
shows reasonable agreement of both analytical and computational studies with the 
experimental data, concluding that the spectrometer is working as designed.   Correction 
of non-linearity along the MCP was done through a matrix method was carried out to 
obtain a list of correction factors for the energy spectrum to process the experimental data 
correctly. 
 
Work has also been done to understand the characteristics of this background noise from 
experimental measurements. Different samples under different scattering geometry, MCP 




bias setting and incident beam currents were tested to yield relatively random results that 
do seem to be affected by the test conditions. It was postulated that the background noise 
is contributed by the random bombardment of low energy ions on the various positions of 
the MCP. In order to reduce the background noise, an electrostatic filter was successfully 
implemented and tested with different potentials at both plates By setting an appropriate 
potential difference (~1.5kV) across the plate with the top plate set at negative potential, 
a 3 fold reduction in background noise was achieved without affecting count rate, thereby 
improving the resolution of the machine.  
 
The microstructure and diffusion blocking capability of a bilayer film consisting of 5nm 
i-PVD Ta on 5nm ALD TaN was then studied by various surface analytical methods and 
the diffusion profile of Cu analyzed by RBS. The thin bilayer film was able to withstand 
Cu diffusion up to 550°C, compared to a single layer Ta film of similar thickness. 
Beyond agglomeration and barrier mixing was found to occur. High resolution RBS was 
then used to detect the diffusion of Cu through ultra-thin ALD TaN barriers ranging from 
1-3nm. 1 and 2 nm thick TaN was found to be unsuitable in preventing Cu diffusion even 
at a low temperature of 150°C  and 250°C, respectively. In contrast, the 3nm films show 
more potential to work well up to a much higher temperature of 450°C. Surface Si was 
detected in the 1 nm samples, suggesting that the TaN agglomerates during annealing due 
to insufficient thickness to maintain its structural stability. Ar diffusion from TEOS was 
also detected as annealing temperature increases. The growth mechanisms of amorphous 
thin film were used to explain the failure of the ultra-thin films at different thickness. 
 




10.2 Future Directions 
 
• The present study of Cu diffusion through the ALD barriers requires the top layer 
of Cu deposited to be removed by a selective etching process. Present ultra low-k 
dielectric material with high porosity could not be studied this way as it is 
possible that the etchant penetrate through the dielectric from the side of the 
sample and removed Cu that has diffused into the dielectric. Very thin layer of 
ALD Cu would have to be deposited instead of the normal seed thickness done by 
PVD. The advantage of analyzing the film structure with the top Cu film still 
intact is that surface Cu morphology can be studied as well. 
• The ALD TaN film was found to be unsuitable for ULSI applications beyond 
22nm technological nodes whereby 1-2nm barrier films are proposed. Due to the 
excellent technique that HRBS offer for film study, other potential film candidates 
such as ALD Ti-based ternary compounds and Ru-based compounds can be 
studied in similar manner to characterize these films. 
• Presently, the HRBS setup allows only for blank wafer testings as the beam spot 
can only be focused down to ~1mm2. The implementation of a quadrupole 
focusing system into the HRBS beamline can push the beam spot down to 
nanometer regime, which opens up the opportunity for specific designed test 
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3.18 2.83 4.44 2.19 2.49
3.01 3.42 3.13 2.57 3.40 3.78 2.70
3.59 3.97 3.08 3.34 3.13 4.08 3.75 2.68 1.34
3.31 3.80 3.54 3.85 3.87 4.07 4.73 3.81 1.79
3.22 3.46 3.73 4.40 3.56 3.36 4.49 2.97 3.18
1.26 3.95 4.19 3.91 3.24 3.37 4.29 3.87 2.27
2.01 2.46 4.29 3.78 3.97 3.24 4.96 4.76 2.42
1.51 3.65 3.66 4.99 4.22 3.77 2.34
2.14 2.86 3.61 3.47 3.49
1.99 1.95 2.14
 wafer 8 KV1(T0)
1.87 3.56 1.87
3.19 2.83 4.45 2.18 2.49
3.01 3.43 3.13 2.57 3.40 3.79 2.70
3.59 3.97 3.09 3.35 3.14 4.09 3.75 2.68 1.34
3.31 3.81 3.54 3.86 3.88 4.08 4.74 3.81 1.79
3.22 3.46 3.73 4.39 3.57 3.36 4.49 2.98 3.18
1.26 3.95 4.20 3.91 3.25 3.38 4.29 3.87 2.27
2.01 2.46 4.29 3.78 3.98 3.24 4.95 4.77 2.41
1.52 3.66 3.66 4.99 4.23 3.77 2.34




3.12 3.33 3.26 2.69 2.76
3.79 4.14 3.85 2.98 3.80 3.42 2.44
1.74 4.45 4.03 2.91 3.30 3.62 2.71 2.28 1.69
2.71 3.76 3.31 3.75 3.81 3.99 3.69 3.46 1.68
2.58 3.47 3.04 3.34 3.42 3.57 3.39 3.43 2.72
1.87 3.90 3.54 3.55 3.27 3.29 2.75 2.89 1.85
1.54 1.73 3.22 3.52 3.00 3.10 3.82 3.63 1.49
1.93 3.07 3.38 3.17 4.28 2.54 2.73
1.85 3.26 2.54 2.68 3.04
2.00 2.15 1.69
wafer 9 KV1 ( T0)
2.98 2.80 2.93
3.14 3.34 3.29 2.72 2.80
3.81 4.19 3.89 3.01 3.82 3.47 2.47
1.76 4.45 4.05 2.92 3.33 3.67 2.74 2.30 1.68
2.74 3.77 3.32 3.79 3.86 4.03 3.70 3.49 1.70
2.62 3.49 3.05 3.38 3.43 3.63 3.44 3.47 2.73
1.90 3.93 3.58 3.58 3.30 3.34 2.79 2.92 1.88
1.54 1.76 3.23 3.53 3.03 3.13 3.88 3.66 1.52
1.95 3.10 3.40 3.19 4.32 2.56 2.76




3.05 3.67 3.21 4.18 3.74
3.22 6.64 2.99 4.39 9.31 7.10 3.53
5.21 4.62 3.45 3.74 3.33 4.41 3.56 4.47 2.54
3.32 5.15 4.91 5.72 5.12 6.60 5.49 6.11 3.41
5.62 3.46 5.30 5.59 3.97 5.10 4.73 4.85 3.60
5.14 5.27 5.12 6.78 4.94 4.11 4.95 4.03 1.97
1.23 7.76 3.85 6.08 4.00 4.11 4.44 4.09 3.33
0.49 10.90 5.13 7.36 4.62 6.02 8.78




2.91 3.43 2.88 3.50 3.47
2.99 6.20 2.57 3.86 8.79 6.68 3.10
4.52 4.46 3.08 2.85 2.52 3.36 2.73 3.43 2.24
3.05 5.04 4.47 4.76 4.26 5.31 4.47 5.70 3.03
5.60 3.36 4.75 4.43 3.32 4.44 4.24 4.45 3.31
4.62 5.10 4.77 6.17 4.12 3.34 3.84 3.64 1.86
1.24 7.73 3.59 5.83 2.99 3.24 4.01 3.60 3.07
0.49 10.88 4.81 7.08 4.27 5.70 8.59




2.24 2.38 2.83 2.84 2.11
2.23 2.81 3.18 3.76 2.45 3.30 2.66
2.24 2.58 2.86 3.46 3.56 4.51 3.34 2.06 1.67
1.51 2.49 3.31 3.20 3.75 4.66 3.00 3.22 2.71
1.91 2.23 2.68 4.68 4.26 3.21 3.47 3.10 2.20
1.50 2.36 3.18 4.18 3.29 3.31 3.47 2.66 1.95
1.20 2.52 2.68 3.09 2.66 3.73 2.84 2.23 1.56
1.39 2.38 2.34 2.70 3.01 2.66 2.84




2.23 2.35 2.76 2.85 2.14
2.13 2.73 3.04 3.18 2.42 3.35 2.68
2.14 2.49 2.77 3.20 3.13 3.56 3.21 2.08 1.69
1.52 2.45 3.14 3.05 3.33 4.39 3.04 3.26 2.75
1.91 2.20 2.57 4.01 3.95 3.18 3.49 3.15 2.24
1.50 2.35 2.99 3.65 3.11 3.30 3.54 2.71 1.98
1.21 2.44 2.72 3.04 2.64 3.68 2.89 2.25 1.59
1.41 2.41 2.34 2.74 3.06 2.68 2.88




1.36 2.91 6.54 2.14 1.45
2.59 1.82 2.63 2.03 4.57 3.86 2.72
1.24 3.85 2.11 1.82 2.88 1.91 2.10 2.73 1.39
2.15 1.83 1.98 2.16 2.42 3.25 3.08 2.44 2.52
1.14 2.96 2.15 1.94 3.08 2.25 2.75 6.29 1.79
1.17 2.05 1.85 2.22 2.68 2.11 2.10 3.85 1.78
1.24 2.44 2.66 1.92 2.00 1.97 2.12 3.84 1.17
4.11 2.74 2.45 2.40 3.44 2.90 1.28
1.30 2.48 3.51 3.06 3.58
1.24 1.14 1.13
Wafer 23 KV1 (T0)
1.60 1.30 1.55
1.33 2.07 6.26 1.88 1.44
2.53 1.72 2.25 1.83 2.72 2.70 2.50
1.22 2.69 2.01 1.71 2.54 1.82 1.78 2.42 1.37
2.11 1.80 1.93 2.06 2.30 3.10 2.59 2.21 2.14
1.13 2.75 2.09 1.90 2.93 2.14 2.64 6.17 1.78
1.17 2.01 1.79 1.95 2.46 2.00 1.98 3.73 1.77
1.23 2.43 2.43 1.83 1.93 1.88 1.88 3.34 1.16
4.01 2.68 2.38 2.33 2.87 2.71 1.27
1.30 2.45 3.13 3.04 3.56
1.22 1.14 1.13























































2.10 1.89 1.89 1.97 1.75
2.07 2.42 2.17 2.32 2.49 2.28 1.76
2.02 2.22 2.07 2.55 2.36 2.76 2.14 2.09 1.97
2.10 2.12 2.30 2.33 2.76 2.53 2.96 2.30 1.75
2.16 2.16 2.26 2.72 2.36 2.77 2.32 1.95 1.80
1.88 2.11 2.39 2.55 2.69 2.70 2.46 2.06 1.85
2.05 2.08 2.19 2.26 2.51 2.68 2.06 2.40 1.86
1.90 1.96 2.16 1.85 2.19 2.14 1.83




2.10 1.89 1.89 1.97 1.75
2.06 2.42 2.17 2.31 2.49 2.28 1.76
2.02 2.22 2.06 2.54 2.36 2.75 2.13 2.10 1.97
2.11 2.12 2.30 2.33 2.77 2.54 2.95 2.30 1.75
2.17 2.16 2.25 2.72 2.36 2.77 2.31 1.95 1.80
1.89 2.12 2.39 2.55 2.69 2.70 2.44 2.07 1.86
2.05 2.08 2.19 2.24 2.50 2.68 2.06 2.38 1.86
1.90 1.97 2.15 1.84 2.19 2.13 1.83




1.97 2.36 1.88 1.93 2.35
2.18 2.23 2.30 2.56 2.50 2.18 2.25
1.88 2.09 2.20 2.65 2.72 2.55 2.52 2.48 1.78
1.89 2.15 2.15 2.53 2.32 2.53 2.77 2.36 2.18
1.59 1.98 2.39 2.43 2.35 2.78 2.60 2.75 2.80
2.09 2.32 2.19 2.53 2.78 2.63 2.48 2.07 2.19
1.94 1.96 2.09 3.06 2.64 2.64 2.24 2.31 2.32
2.10 2.79 2.26 2.15 2.22 2.25 2.04
2.49 2.54 2.08 2.73 1.58
2.29 2.82 2.67
wafer 9 KV2 ( T0)
1.41 1.27 1.36
1.64 1.91 1.63 1.57 1.81
1.74 1.82 1.92 2.13 1.96 1.78 1.56
1.49 1.72 1.92 2.23 2.19 2.09 1.96 1.76 1.48
1.65 1.89 1.84 2.13 2.05 2.17 2.25 1.89 1.66
1.42 1.67 2.10 2.10 2.03 2.34 2.11 1.97 1.67
1.84 1.98 1.90 2.05 2.15 2.11 2.07 1.80 1.60
1.71 1.74 1.80 2.35 2.06 2.13 1.93 1.81 1.73
1.89 2.30 1.90 1.81 1.90 1.84 1.61




2.38 3.29 2.79 2.45 3.50
2.50 2.69 2.90 3.70 3.07 3.22 2.58
2.53 2.66 2.88 3.21 3.38 3.40 3.22 3.28 2.73
2.41 2.55 2.72 3.45 3.72 3.52 3.54 3.69 2.86
2.20 2.76 3.00 3.08 3.51 3.43 3.64 3.08 2.61
2.13 2.42 2.53 3.19 3.68 3.99 3.62 3.30 2.33
2.53 2.31 2.70 2.82 3.26 3.46 3.35 3.11 2.72
2.05 2.59 2.72 2.69 3.03 3.02 2.60




2.02 2.38 2.03 1.92 2.71
1.85 2.07 2.26 2.85 2.33 2.26 1.93
2.18 2.11 2.29 2.48 2.51 2.52 2.42 2.58 2.15
1.97 2.05 2.21 2.73 2.85 2.75 2.45 2.71 2.20
1.85 2.01 2.40 2.50 2.80 2.82 2.69 2.27 1.85
1.74 1.98 2.06 2.50 2.83 3.10 2.91 2.35 1.77
2.14 1.91 2.21 2.26 2.56 2.78 2.37 2.35 2.22
1.71 2.02 2.12 2.21 2.37 2.49 1.91




2.61 2.81 2.88 2.66 2.97
2.27 2.95 3.08 2.67 3.12 3.40 2.80
2.44 2.46 2.71 3.44 3.15 3.40 3.21 3.18 2.32
2.68 2.57 2.90 3.27 3.67 3.64 3.17 2.84 2.34
2.27 2.64 3.17 3.39 3.57 3.09 3.28 2.84 2.29
2.68 2.61 3.05 3.34 3.28 3.53 3.43 2.69 2.25
2.41 2.51 2.63 3.05 3.27 3.01 3.16 2.79 2.43
2.54 2.87 2.80 3.30 3.17 2.82 2.62




2.08 2.26 2.33 2.02 2.36
1.84 2.26 2.39 2.15 2.46 2.71 2.22
2.08 2.05 2.19 2.72 2.45 2.64 2.56 2.46 1.99
2.28 2.12 2.44 2.64 2.98 2.97 2.48 2.33 1.98
1.86 2.17 2.47 2.74 2.80 2.57 2.76 2.37 1.96
2.19 2.21 2.43 2.69 2.64 2.80 2.82 2.34 1.94
2.10 2.15 2.21 2.50 2.72 2.38 2.61 2.38 2.21
2.24 2.33 2.31 2.46 2.60 2.31 2.26




2.82 3.80 2.72 2.46 2.68
2.39 1.83 2.69 2.56 2.07 3.16 2.22
2.77 3.58 2.68 3.11 2.66 3.67 3.70 2.92 4.49
2.02 2.72 2.70 2.65 3.04 3.30 2.75 2.29 4.77
2.01 2.98 2.92 2.97 2.53 2.95 2.95 2.66 2.40
2.18 2.34 2.36 3.45 3.17 2.49 2.80 3.04 4.37
2.49 4.13 2.94 2.33 3.02 3.25 3.14 3.82 2.59
3.71 2.32 3.99 3.73 2.42 2.01 7.66




2.26 2.77 1.99 1.90 1.93
1.96 1.62 2.05 1.92 1.74 2.21 1.59
2.24 2.55 2.06 2.28 2.06 2.43 2.77 2.17 2.90
1.71 2.23 2.13 2.16 2.47 2.50 2.23 1.89 2.94
1.66 2.29 2.37 2.38 2.03 2.33 2.12 2.02 1.79
1.97 2.06 2.15 2.71 2.43 2.09 2.27 2.11 3.04
2.07 2.95 2.28 1.89 2.17 2.57 2.30 1.96 2.19
2.93 1.84 2.95 3.14 2.03 1.86 2.09
2.26 1.88 2.01 2.04 2.11
2.31 2.26 2.07









2.57 2.41 2.77 2.58 3.15
2.24 2.69 3.03 2.83 2.62 2.78 2.46
2.07 2.68 2.57 2.93 3.19 2.94 2.80 3.18 4.88
2.18 2.59 2.48 3.10 2.85 3.22 3.34 3.13 2.42
2.48 2.71 3.22 2.95 2.97 3.08 3.28 2.96 3.14
2.68 2.71 2.96 3.20 3.13 3.59 4.01 3.18 3.39
2.79 2.43 2.70 2.89 3.19 2.94 3.27 2.98 3.42
2.83 2.65 3.36 2.86 3.16 3.40 2.53




1.88 1.73 1.97 1.79 1.95
1.75 1.93 2.19 2.05 1.85 1.89 1.91
1.58 1.95 1.95 2.25 2.45 2.17 2.15 1.98 3.05
1.59 1.88 1.97 2.24 2.16 2.31 2.53 1.95 1.67
1.97 2.04 2.49 2.37 2.36 2.18 2.39 2.10 2.09
2.16 2.04 2.33 2.45 2.40 2.78 2.74 2.11 2.30
2.24 1.80 2.11 2.28 2.29 2.38 2.20 2.07 2.57
2.28 2.04 2.59 2.19 2.23 2.37 1.81




3.21 2.94 2.75 3.03 2.83
2.50 2.49 2.70 3.07 2.94 2.45 2.67
2.70 2.44 2.73 2.85 2.87 3.30 3.13 2.75 2.51
2.50 2.84 2.97 3.04 3.38 3.05 3.09 2.97 2.33
2.09 2.71 3.06 3.46 3.49 3.51 3.38 3.37 2.85
2.33 2.57 2.97 3.69 3.23 3.48 3.38 2.85 2.53
2.41 2.70 2.72 3.24 3.70 3.49 3.63 2.79 2.77
2.85 2.53 2.70 3.01 2.89 3.10 2.60
3.26 3.10 2.73 2.78 2.30
3.37 3.32 3.14
Wafer 20 KV3 (T0)
1.75 1.98 1.81
2.12 1.90 1.97 2.02 1.99
1.86 1.91 1.90 2.32 2.10 1.76 1.90
2.10 1.93 2.05 2.06 2.15 2.31 2.13 1.93 1.71
1.86 2.11 2.28 2.20 2.50 2.31 2.22 2.09 1.73
1.56 1.99 2.23 2.62 2.62 2.66 2.50 2.27 2.05
1.69 1.85 2.14 2.62 2.36 2.60 2.38 1.97 1.84
1.94 2.01 2.03 2.49 2.61 2.50 2.54 2.04 2.06
2.25 1.79 1.96 2.20 2.17 2.10 1.94




1.95 1.73 2.08 2.18 1.85
1.75 1.93 2.26 1.92 1.97 2.07 1.84
1.66 2.12 2.45 2.23 2.50 2.16 2.25 1.87 1.77
1.66 2.11 2.34 2.53 2.64 2.64 2.23 1.93 1.83
1.65 2.36 2.28 2.34 2.61 2.55 2.38 2.16 1.82
1.54 2.08 2.21 2.86 2.37 2.55 2.84 2.31 1.91
0.90 1.96 2.20 2.27 2.49 2.60 2.15 2.21 1.96
2.84 2.20 2.08 2.21 2.23 2.38 2.13




1.94 1.72 2.07 2.17 1.84
1.74 1.92 2.24 1.92 1.96 2.03 1.84
1.65 2.12 2.44 2.22 2.48 2.14 2.23 1.86 1.75
1.65 2.10 2.34 2.51 2.63 2.63 2.22 1.93 1.82
1.64 2.35 2.28 2.33 2.59 2.55 2.36 2.15 1.81
1.54 2.07 2.20 2.84 2.36 2.54 2.83 2.31 1.89
0.90 1.95 2.19 2.25 2.49 2.57 2.14 2.21 1.95
2.83 2.20 2.07 2.20 2.22 2.36 2.12




2.24 2.52 2.72 2.42 2.82
2.34 2.52 2.57 2.52 2.91 2.37 2.50
2.18 2.42 2.87 2.88 2.86 3.21 2.68 2.71 2.49
2.24 2.92 2.31 2.82 2.99 2.81 3.12 2.92 2.37
1.77 2.38 2.54 3.14 2.84 2.95 3.82 3.20 2.51
1.86 2.47 2.61 2.62 2.97 2.77 3.24 3.13 2.63
2.39 2.56 2.85 2.41 2.84 3.36 3.19 2.44 2.57
1.92 2.45 2.90 3.21 3.01 3.00 2.32
4.28 1.60 2.80 2.79 2.54
2.54 2.89 2.79
wafer 9 KV3 ( T0)
1.77 1.30 1.47
1.67 1.74 1.80 1.77 1.72
1.78 1.81 1.86 1.82 1.97 1.80 1.69
1.72 1.87 1.98 2.17 2.04 2.29 1.92 1.88 1.79
1.66 2.09 1.79 2.17 2.20 2.04 2.14 1.88 1.62
1.41 1.84 2.03 2.34 2.12 2.20 2.33 2.07 1.80
1.51 1.88 2.14 1.97 2.16 2.17 2.30 2.03 1.78
1.86 1.92 2.17 1.95 2.23 2.46 2.12 1.68 1.74
1.56 1.75 1.89 2.28 2.12 2.06 1.73




2.08 2.43 2.27 2.43 2.23
2.60 2.59 2.17 2.18 2.41 2.10 1.98
2.34 2.44 2.60 2.60 3.06 3.02 2.95 2.85 2.99
1.78 1.99 2.19 2.42 2.62 2.76 2.41 3.63 3.17
2.25 2.70 2.98 2.63 2.91 2.45 2.76 2.68 3.29
2.02 3.88 2.83 2.60 2.98 3.72 2.41 2.70 2.57
2.74 2.00 2.61 2.10 2.84 2.98 3.01 3.19 2.61
2.91 2.24 2.22 2.51 3.92 2.82 2.97




1.63 1.80 1.67 1.75 1.71
1.71 1.74 1.73 1.70 1.89 1.58 1.54
1.69 1.85 1.93 1.93 2.23 2.00 2.13 2.05 1.98
1.45 1.61 1.70 1.79 1.97 2.09 1.79 2.05 2.05
1.64 2.06 2.24 1.98 2.20 1.90 2.08 1.95 2.15
1.56 2.10 2.18 1.89 2.12 2.67 1.91 1.95 1.80
2.10 1.65 1.95 1.66 2.13 2.04 2.17 1.98 1.94
2.01 1.79 1.60 1.93 2.39 2.02 2.00
2.99 3.07 2.25 3.01 2.03
2.34 2.50 2.23
















































2.75 3.01 3.17 2.89 2.75
2.61 2.97 2.96 2.86 3.09 2.97 2.73
1.96 3.01 3.13 2.84 2.77 2.98 2.92 2.94 2.35
2.21 2.99 3.00 3.09 3.19 3.37 3.26 3.17 2.90
2.14 3.10 3.18 3.48 3.39 3.20 3.40 3.51 2.90
1.87 3.06 3.33 3.33 3.07 2.92 3.15 3.59 3.02
1.90 2.39 3.19 3.29 3.23 3.15 3.40 3.36 2.68
1.99 2.92 3.13 3.45 3.31 3.38 3.16




2.75 3.01 3.17 2.89 2.75
2.61 2.97 2.96 2.86 3.09 2.97 2.73
1.96 3.02 3.13 2.84 2.77 2.98 2.91 2.94 2.35
2.22 2.99 3.00 3.09 3.19 3.38 3.26 3.17 2.89
2.14 3.10 3.18 3.47 3.39 3.20 3.40 3.51 2.90
1.87 3.06 3.33 3.33 3.07 2.92 3.14 3.58 3.01
1.90 2.39 3.19 3.29 3.23 3.15 3.40 3.36 2.67
2.00 2.92 3.13 3.45 3.31 3.37 3.16




2.84 3.02 3.11 2.97 2.77
2.90 3.15 3.01 2.85 3.27 2.88 2.70
2.00 3.07 3.24 2.70 2.70 2.77 2.89 2.82 2.35
2.49 3.02 3.25 2.95 2.95 3.11 2.93 2.98 2.55
2.20 2.93 3.07 3.03 3.03 2.85 2.70 3.07 2.78
1.90 2.98 2.90 2.91 2.68 2.77 2.64 3.07 2.71
1.81 2.49 2.91 2.75 2.65 2.52 3.00 3.06 2.32
1.92 2.76 2.96 3.04 2.93 2.98 2.85
2.29 2.63 2.76 2.75 2.44
1.90 1.98 1.87
wafer 9 CV1 ( T0)
2.63 2.76 2.42
2.88 3.04 3.14 2.99 2.80
2.94 3.17 3.02 2.86 3.29 2.91 2.73
2.03 3.09 3.26 2.71 2.71 2.79 2.90 2.84 2.39
2.52 3.05 3.26 2.96 2.97 3.13 2.95 3.00 2.58
2.22 2.95 3.08 3.04 3.05 2.87 2.71 3.09 2.80
1.92 3.00 2.91 2.92 2.69 2.78 2.66 3.10 2.75
1.84 2.52 2.92 2.76 2.66 2.53 3.02 3.09 2.37
1.94 2.78 2.98 3.06 2.95 3.01 2.88




68770000.00 5112000000.00 1631000000.00 2949000000.00 1217000000.00
1.90 17800.00 235.00 2.44 1475000000.00 1475000000.00 1667000000.00
1.54 10.63 2.02 2.22 2.28 224500.00 759200000.00 613400000.00 1.76
1.69 6587000.00 3.38 2.18 4.70 3.75 6.48 2738000000.00 2.12
1.82 6973000.00 12.83 2.18 3.12 2.53 2.16 1870000000.00 4260000000.00
1.64 935100000.00 1080000000.00 3.19 13.23 3.20 2.28 1111000000.00 2.19
1.42 2473000000.00 2.04 14380.00 7668000000.00 3.44 2072000000.00 1783000000.00 1.65
1.86 852000000.00 2556000000.00 1237000000.00 2949000000.00 1420000000.00 4260000000.00




1.84 2.00 2.10 2.25 2.07
1.89 2.03 1.97 2.02 2.22 2.27 2.28
1.53 2.02 1.97 1.98 2.13 2.14 2.17 2.45 1.75
1.69 2.07 2.02 2.10 2.12 2.20 2.14 2.35 2.12
1.81 2.16 2.15 2.13 2.23 2.21 2.12 690800000.00 2.30
1.63 2.05 2.04 2.08 2.10 2.24 2.18 2.66 2.17
1.42 2.02 2.03 2.06 2.25 2.15 2.36 2.75 1.65
1.84 2.03 2.26 2.22 2.17 2.49 2.18
1.91 2.11 2.10 2.31 1.68
1.57 1.52 1.53
w afer 14 CV1
2672000 2.881 393200000
1951000 961600 288300000 3.125 3.256
112100000 3.063 63430 3.259 5.95 1144000000 18300000
3.058 5.12 2.999 3.728 14.98 6.644 220000 44300000 3.064
2.803 2.78 586.6 3.138 3.628 3.736 100100000 238900000 13760000
2.767 19230 3.005 3.089 4.514 3.532 3.577 18720000 3.286
2.887 18.06 18.43 3.973 3.359 3.435 3.474 237600 287200000
2.72 3.199 2.919 3.117 3.255 5.512 3.514 1189000 101500
2.675 9.946 2.905 3.146 3.234 3.301 2.894




1.907 2.016 2.037 1.993 2.112
1.858 2.06 2.149 2.259 2.214 2.084 1.981
2.313 1.979 2.131 2.335 2.464 2.463 2.345 2.129 1.917
2.144 2.031 2.211 2.373 2.48 2.518 2.403 2.174 2.012
2.122 2.044 2.245 2.36 2.431 2.571 2.457 2.251 2.029
2.216 2.002 2.232 2.371 2.408 2.541 2.433 2.248 2.007
2.163 1.904 2.146 2.292 2.403 2.474 2.393 2.228 1.955
2.089 2.024 2.095 2.247 2.287 2.196 2.033




5981 8455 3.225 2005000 8648000
2.813 3.814 6.668 3.229 3.343 26530000 3.198
2.789 2.838 3.018 3.26 3.452 3.452 3.463 9591000 2.908
3.044 9807 3.08 4.513 3.389 26.96 3.492 412000 3.037
2.982 2.979 10.75 3.345 3.298 3.513 3.654 3.496 3.022
2.878 5.752 12.71 8452 3.435 3.506 10580 199000 2.95
2.619 2.65 23540 4.22 3.313 36620 3.401 337200 2.78
2.769 2.769 1672 8.398 5.844 3.183 2.927
2.685 3.132 3.312 3.502 3.199
2.846 2.822 2.855
Wafer 20 CV1 (T0)
1.993 1.961 1.909
1.965 2.084 2.11 2.084 2.02
1.998 2.099 2.178 2.281 2.241 2.133 2.044
2.208 2.054 2.186 2.419 2.519 2.484 2.319 2.203 2.017
2.345 2.079 2.283 2.504 2.553 2.627 2.467 2.252 2.099
2.304 2.096 2.308 2.484 2.534 2.637 2.547 2.326 2.127
2.259 2.075 2.381 2.504 2.621 2.613 2.527 2.326 2.095
2.146 1.977 2.176 2.339 2.448 2.521 2.389 2.212 2.15
2.187 2.025 2.187 2.263 2.298 2.217 2.095
2.175 2.388 2.538 2.63 2.451
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2.27 2.13 2.16 2.07 2.00
1.98 2.16 2.34 2.46 2.36 2.15 2.03
2.04 2.04 2.26 2.54 2.58 2.60 2.37 2.12 1.96
2.09 2.11 2.36 2.55 2.62 2.67 2.50 2.21 2.03
2.04 2.12 2.43 2.60 2.60 2.63 2.53 2.26 2.03
2.00 2.12 2.41 2.59 2.58 2.59 2.47 2.23 2.03
2.19 1.99 2.18 2.32 2.47 2.45 2.30 2.10 2.02
2.09 2.07 2.16 2.21 2.22 2.12 2.01




2.25 2.13 2.16 2.07 1.99
1.97 2.15 2.33 2.46 2.35 2.15 2.03
2.04 2.03 2.25 2.53 2.58 2.60 2.36 2.12 1.96
2.07 2.10 2.35 2.55 2.62 2.67 2.49 2.20 2.02
2.03 2.11 2.42 2.60 2.60 2.63 2.52 2.25 2.03
2.00 2.10 2.39 2.58 2.58 2.59 2.46 2.22 2.03
2.20 1.98 2.17 2.31 2.46 2.44 2.29 2.10 2.02
2.08 2.06 2.15 2.20 2.21 2.11 2.00




4.44 3.03 5.35 6.84 14910.00
2.21 4.04 2.52 2.54 5.33 52.90 4.86
2.05 3.26 2.39 2.56 2.65 2.72 3.35 2.46 2088.00
3.06 2.03 2.35 2.54 2.63 2.70 2.58 1136.00 538.50
2.23 2.04 2.30 2.50 2.69 2.65 2.73 2.84 2.30
1.91 2.09 2.27 2.51 2.61 2.68 2.75 439.50 23.38
2.23 2.61 3.39 2.59 2.78 2.48 4.78 12.94 2.01
2.19 2.09 2.19 2.59 2.36 3.59 2.14
2.03 2.45 2.52 2.43 2.19
2.09 1.97 2.02
wafer 9 CV2 ( T0)
1.75 1.80 1.74
1.85 1.91 1.94 1.92 1.86
1.82 1.93 2.07 2.16 2.12 1.99 1.88
1.86 1.86 2.09 2.31 2.38 2.36 2.17 1.98 1.81
1.76 1.90 2.14 2.34 2.41 2.49 2.30 2.08 1.88
1.69 1.90 2.14 2.34 2.42 2.47 2.34 2.10 1.91
1.78 1.93 2.09 2.32 2.40 2.44 2.29 2.06 1.86
2.18 1.84 1.99 2.13 2.27 2.24 2.12 1.98 1.92
2.10 1.87 2.03 2.09 2.04 1.98 1.85




2.43 2.69 2.74 2.80 4.75
2.29 2.52 2.76 3.21 3.39 2.79 2.62
2.56 2.35 2.64 3.06 3.13 3.12 3.03 3.57 2.65
2.34 2.42 2.75 3.03 3.12 3.14 3.11 2.91 2.62
2.21 2.40 2.72 2.97 3.08 3.16 3.12 3.47 2.58
2.32 2.28 2.74 2.97 3.07 3.27 3.06 2.82 2.55
2.51 2.22 2.49 2.73 2.95 3.05 2.93 2.77 2.48
2.52 2.29 2.75 2.72 2.73 2.65 2.50




2.07 2.28 2.28 2.28 2.05
2.01 2.16 2.31 2.71 2.37 2.21 2.07
2.26 2.04 2.27 2.61 2.66 2.61 2.44 2.27 2.17
2.06 2.11 2.38 2.64 2.70 2.69 2.60 2.35 2.10
1.96 2.11 2.37 2.58 2.69 2.70 2.63 2.34 2.09
2.05 2.03 2.28 2.52 2.64 2.80 2.55 2.32 2.09
2.24 1.98 2.19 2.36 2.51 2.57 2.37 2.25 2.23
2.23 2.00 2.17 2.33 2.32 2.20 2.08




3.69 818.10 20730.00 1028.00 874.00
8.37 2.65 142.50 2.93 184100.00 4674.00 3434.00
2.55 3.49 3.33 2.96 4.09 3.11 814.90 52.49 2.45
2.50 6.08 2.97 2.95 3.11 3.13 3.07 2.53 3.73
2.47 3.97 2.75 2.97 2.97 3.09 1822.00 4.29 2.20
2.47 1970.00 3.05 3.00 3.05 3.03 3.05 617.00 2.15
2.40 2.66 2.85 2.76 2.98 3.05 5.38 359.40 2.18
2.52 8.50 8.26 3.15 4.24 4.11 2.17
2.30 2.75 2.76 2.36 2.33
2.64 2.65 2.41
Wafer 20 CV2 (T0)
2.09 2.02 1.95
2.11 2.21 2.19 2.25 2.05
2.04 2.25 2.34 2.47 2.45 2.23 2.06
2.35 2.17 2.26 2.55 2.59 2.63 2.39 2.16 2.02
2.29 2.19 2.64 2.59 2.70 2.72 2.82 2.22 2.08
2.25 2.23 2.40 2.62 2.59 2.73 2.54 2.27 2.08
2.25 2.13 2.42 2.60 2.63 2.63 2.51 2.27 2.05
2.21 2.03 2.24 2.40 2.56 2.48 2.34 2.17 2.20
2.36 2.06 2.22 2.27 2.24 2.14 2.03




56300.00 27270000.00 4.18 1223.00 136400000.00
16940.00 15.18 14010000.00 2.66 162000.00 639000000.00 3485.00
8.83 10330.00 2.21 4.09 2.65 11.31 18.04 2355000.00 3022000.00
11.73 60150.00 1849.00 2.46 3.38 2.74 12.22 10170000.00 1128000000.00
10.52 9662000.00 2.93 3.05 2.56 2.83 30.91 6.26 2697000.00
2.91 1978000.00 2.19 3.43 2.63 2.62 5.39 4.99 1966000000.00
4.44 405700000.00 6.74 3729.00 1036000000.00 4.05 1783000000.00 12.57 226.70
2.63 10.02 477.00 3.46 852.00 18700000.00 116.60




2.07 2.05 2.07 2.05 1.98
1.98 2.04 2.11 2.27 2.36 2.08 2.04
2.68 2.03 1.98 2.19 2.28 2.29 2.14 2.09 2.05
2.50 1.99 1.99 2.17 2.26 2.33 2.21 2.13 2.11
2.56 2.15 2.11 2.18 2.27 2.30 2.21 2.15 2.04
2.45 2.01 1.99 2.23 2.30 2.29 2.25 2.16 2.04
3.45 1.92 2.00 2.05 2.18 2.17 2.16 2.08 2.22
2.32 1.85 2.04 2.08 2.07 2.00 1.96
2.40 2.66 2.66 1.98 2.30
2.89 3.28 2.91
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1.91 2.09 2.18 2.13 2.03
1.90 2.09 2.29 2.38 2.35 2.24 2.06
2.10 1.98 2.23 2.45 2.51 2.56 2.42 2.22 1.93
2.30 2.06 2.31 2.43 2.51 2.64 2.48 2.33 1.99
2.27 2.08 2.37 2.45 2.46 2.58 2.55 2.37 2.02
2.10 2.00 2.32 2.57 2.52 2.56 2.52 2.35 1.99
2.09 2.02 2.15 2.34 2.47 2.53 2.41 2.24 2.23
2.14 2.21 2.13 2.22 2.26 2.18 2.06




1.90 2.08 2.17 2.12 2.02
1.89 2.08 2.28 2.37 2.34 2.23 2.05
2.10 1.97 2.22 2.44 2.50 2.55 2.41 2.21 1.92
2.30 2.05 2.30 2.42 2.50 2.63 2.46 2.32 1.97
2.27 2.07 2.36 2.44 2.45 2.57 2.54 2.36 2.00
2.10 1.99 2.31 2.55 2.50 2.54 2.51 2.34 1.97
2.09 2.01 2.14 2.33 2.46 2.52 2.40 2.23 2.22
2.14 2.20 2.12 2.21 2.25 2.17 2.05




2.27 467800.00 2.61 2.60 2.59
2.27 2.48 2.62 2.73 340300.00 2.74 2.63
2.19 4.13 2.54 4.91 5.25 2.92 2.87 10830000.00 2.37
2.38 2.41 2.58 2.78 2.90 3.01 2.96 2.99 2.64
2.29 2.44 2.62 2.76 2.91 2.98 3.66 2.97 2.66
2.18 2.37 2.59 2.75 2.82 3.00 2.98 2.99 2.55
2.32 2.50 2.49 2.71 2.80 2.87 2.89 2.76 2.65
2.32 2.87 3.10 2.64 2.77 2.73 2.52
2.33 2.59 2.83 2.75 2.46
2.52 2.50 2.42
wafer 9 CV3 ( T0)
2.05 1.73 1.71
1.74 1.92 1.97 1.95 1.88
1.82 1.96 2.05 2.12 2.14 1.99 1.90
1.88 1.84 2.05 2.29 2.32 2.30 2.14 2.02 1.77
2.06 1.93 2.11 2.30 2.36 2.43 2.27 2.15 1.93
1.96 1.99 2.16 2.29 2.37 2.42 2.34 2.16 1.94
1.88 1.93 2.15 2.27 2.32 2.44 2.31 2.16 1.87
2.02 2.11 2.04 2.21 2.27 2.29 2.23 2.06 2.22
1.99 2.42 2.08 2.11 2.13 2.07 1.98




7388.00 2.88 95690.00 2.67 2.78
317800.00 2.65 4.72 2.88 2.92 459900.00 787.70
2.72 2.47 2.68 2.89 3.22 3.10 3.07 16560.00 2.58
2.53 2.51 4.06 2.85 3.07 3.12 501100.00 8.26 2.67
2.50 2.52 2.73 2.82 2.92 3.16 3.14 4389.00 2.77
2.59 3.58 2.73 2.99 2.90 3.10 3.09 3.01 397400.00
2.47 2.35 2.65 2.82 2.95 3.06 3.09 23760.00 2.53
2.45 3.18 2.62 2.82 2.89 2.90 2.57




1.91 2.02 2.04 1.99 2.11
1.86 2.06 2.15 2.26 2.21 2.08 1.98
2.31 1.98 2.13 2.34 2.46 2.46 2.35 2.13 1.92
2.14 2.03 2.21 2.37 2.48 2.52 2.40 2.17 2.01
2.12 2.04 2.25 2.36 2.43 2.57 2.46 2.25 2.03
2.22 2.00 2.23 2.37 2.41 2.54 2.43 2.25 2.01
2.16 1.90 2.15 2.29 2.40 2.47 2.39 2.23 1.96
2.09 2.02 2.10 2.25 2.29 2.20 2.03




2.49 2.69 2.77 1770.00 27640.00
2.51 2.70 4.18 2.89 2.92 2083.00 2.69
2.55 2.56 2.72 2.96 3.12 3.11 3.01 1256.00 2.52
2.74 73.24 2.80 3.24 3.09 6.12 3.11 2.93 2.63
2.70 2.67 4.75 2.96 3.02 3.19 3.25 3.03 2.65
2.63 2.57 2.90 3.03 3.14 3.18 129.80 3.01 2.60
2.45 2.41 2.70 2.88 3.02 215.60 3.01 4.79 2.54
2.55 2.50 4.00 2.83 2.91 2.81 2.61
2.49 2.84 3.01 3.14 2.89
2.66 2.63 2.66
Wafer 20 CV3 (T0)
1.99 1.96 1.91
1.97 2.08 2.11 2.08 2.02
2.00 2.10 2.18 2.28 2.24 2.13 2.04
2.21 2.05 2.19 2.42 2.52 2.48 2.32 2.20 2.02
2.35 2.08 2.28 2.50 2.55 2.63 2.47 2.25 2.10
2.30 2.10 2.31 2.48 2.53 2.64 2.55 2.33 2.13
2.26 2.08 2.38 2.50 2.62 2.61 2.53 2.33 2.10
2.15 1.98 2.18 2.34 2.45 2.52 2.39 2.21 2.15
2.19 2.03 2.19 2.26 2.30 2.22 2.10




25.96 2.18 2.16 2.17 393200000.00
2.10 2.16 3.34 2.25 2.26 633700000.00 2.19
8.85 13.73 2.15 6.12 2.43 2.49 2.30 2.27 292700000.00
3.40 2.17 2.16 2.31 2.42 2.51 2.41 2.29 39750000.00
3.01 2.21 2.28 2.30 2.39 2.50 2.45 2.42 104700.00
3.24 2.18 2.26 2.33 2.39 2.50 385.70 2.34 2.59
3.21 2.13 2.24 2.29 2.33 2.45 2.38 2.42 536200000.00
3.13 2.14 2.22 2.31 2.44 20670.00 24510000.00




1.85 1.86 1.84 1.85 1.93
1.80 1.84 1.84 1.89 1.89 1.84 1.86
2.19 1.86 1.84 1.99 2.02 2.04 1.93 1.90 1.96
2.16 1.86 1.87 1.96 2.02 2.09 2.00 1.93 2.05
2.12 1.89 1.95 1.96 2.01 2.08 2.04 1.98 2.01
2.20 1.87 1.92 1.97 2.01 2.08 2.03 1.97 2.00
2.30 1.82 1.91 1.94 1.97 2.04 2.00 2.01 2.22
2.24 1.82 1.89 1.95 2.04 2.08 2.09
2.43 2.52 2.55 2.53 2.59
2.23 2.39 2.44
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2.83 3.08 3.62 3.64 2.36
2.16 2.80 2.85 2.96 2.68 2.59 3.32
3.38 2.70 2.51 3.62 3.61 3.64 3.96 2.43 3.55
3.08 3.01 2.40 3.17 4.89 3.12 3.46 3.74 4.23
3.63 2.46 3.29 3.46 3.92 3.56 2.38 2.88 2.81
3.66 2.36 3.26 4.23 3.69 3.15 3.83 2.90 4.75
2.79 2.45 3.95 2.81 2.87 3.98 3.89 2.90 5.22
2.85 3.23 3.06 4.55 3.05 3.10 7.56




1.87 2.29 2.58 2.52 1.87
1.80 2.30 2.29 2.31 2.17 2.01 2.20
1.42 2.13 2.00 2.79 3.22 2.86 2.83 1.94 2.15
1.78 2.43 2.11 2.78 4.20 2.62 2.47 2.47 2.46
2.67 1.96 2.41 3.00 2.86 2.53 1.81 2.24 2.01
1.96 1.92 2.62 3.45 3.06 2.58 3.08 2.19 2.71
2.00 2.17 3.06 2.55 2.70 2.55 3.29 2.32 1.75
2.12 2.61 2.51 3.33 2.47 2.22 3.32




3.72 2.82 3.13 3.37 2.52
2.65 3.31 2.88 2.74 2.63 4.49 3.54
5.38 2.59 3.70 4.89 3.77 3.89 3.95 3.17 3.90
6.97 2.72 3.32 3.18 4.37 3.68 3.99 4.05 2.58
0.46 2.96 3.03 3.86 5.06 3.24 3.37 2.64 3.29
3.25 3.12 3.55 3.57 3.64 3.92 3.31 3.14 6.32
3.90 2.65 3.91 3.35 3.20 3.84 3.51 2.93 18.21
3.98 4.99 3.49 3.58 3.27 2.79 5.35
4.34 5.45 5.17 4.20 3.64
6005.00 3.27 3.67
wafer 14 kV1 ( T0)
2.19 2.19 2.00
2.58 2.15 2.46 2.57 2.09
2.06 2.45 2.40 2.26 2.24 2.68 2.30
1.66 2.18 2.66 3.75 3.28 3.26 2.82 2.51 2.47
2.36 2.09 2.71 2.60 3.53 3.08 3.53 3.00 2.08
3.02 2.54 2.51 3.10 3.93 2.65 2.84 2.03 2.70
2.18 2.66 2.80 2.96 3.05 3.24 2.80 2.70 3.69
1.99 2.23 3.13 2.94 2.73 3.21 2.64 2.37 3.16
2.44 2.35 2.98 3.05 2.61 2.30 2.75




3.41 3.07 3.08 2.80 3.29
2.83 2.88 3.89 3.01 3.02 3.12 2.86
3.66 3.39 3.82 3.20 4.02 3.82 3.88 2.72 4.15
4.13 3.51 3.08 3.09 3.95 6.57 2.88 2.82 4.87
3.64 4.16 4.08 4.09 6.39 3.94 3.90 3.41 5.84
7.95 2.53 2.88 4.39 3.85 3.67 3.31 2.71 4.83
3.16 2.68 3.59 2.81 4.27 3.00 3.92 2.91 46.88
2.62 2.59 3.13 3.09 2.85 3.07 5.90




2.14 2.09 2.44 1.90 2.13
2.29 2.25 2.53 2.09 2.22 2.52 1.89
2.17 2.47 2.19 2.32 2.36 2.77 3.03 2.06 2.32
2.40 2.24 2.49 2.34 2.89 2.80 2.29 2.05 2.51
2.48 2.28 3.23 3.48 4.88 2.63 3.15 2.14 3.70
2.70 2.12 2.37 3.35 2.94 2.89 2.51 1.94 2.70
2.32 1.64 2.73 2.29 3.42 2.28 3.18 2.38 2.21
1.99 1.96 2.68 2.43 2.27 2.28 3.21




1.90 2.15 3.30 2.33 2.22
1.98 2.60 2.09 1.88 2.45 2.09 2.96
1.50 2.14 3.06 2.58 2.89 2.75 3.48 2.38 3.07
2.12 2.53 2.88 3.27 3.24 2.46 2.48 2.10 2.17
3.85 2.31 2.60 3.31 4.71 2.95 2.43 2.33 3.38
1.98 2.35 2.24 2.69 2.35 3.20 2.28 2.23 2.80
1.58 2.24 3.44 2.55 2.74 2.42 3.46 2.14 2.45
2.46 2.24 2.52 2.14 2.43 2.49 2.67




1.90 2.03 3.27 2.29 2.22
1.97 2.57 2.09 1.89 2.45 2.07 2.91
1.51 2.14 2.87 2.56 2.87 2.74 3.40 2.35 3.04
2.12 2.51 2.85 3.08 3.21 2.30 2.48 2.10 2.16
3.84 2.31 2.51 3.31 4.67 2.89 2.33 2.32 3.31
1.99 2.33 2.24 2.69 2.35 3.00 2.28 2.20 2.79
1.58 2.24 3.42 2.53 2.73 2.41 3.25 2.15 2.45
2.45 2.23 2.50 2.15 2.40 2.48 2.67
2.24 1.71 2.13 1.24 2.74
6007.00 1.21 1.73
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3.81 4.76 5.83 5.58 5.18
4.08 4.58 5.20 5.14 5.13 5.40 4.56
3.01 4.60 8.07 6.02 6.19 5.59 6.93 4.10 3.45
3.72 5.32 5.36 7.04 5.86 5.59 5.21 4.85 4.54
5.61 5.37 5.52 6.03 8.60 5.87 5.98 5.63 5.50
2.52 5.14 5.97 5.92 5.56 6.59 5.50 4.92 4.13
4.30 4.21 10.19 5.67 5.07 6.15 8.09 4.42 3.70
3.70 4.36 5.17 6.42 5.14 5.51 2.79




1.88 2.47 4.07 2.92 2.58
1.96 2.14 2.37 2.52 2.37 2.29 2.64
1.90 2.26 4.62 2.64 2.66 2.76 4.82 2.14 2.12
2.14 2.37 2.72 3.91 2.58 2.47 2.44 2.53 2.75
3.72 2.49 2.75 3.06 5.25 2.64 2.87 2.61 3.97
1.72 2.23 2.67 2.83 2.77 3.11 2.72 2.43 2.37
3.87 2.18 7.13 2.42 2.55 2.91 5.47 2.20 2.47
2.27 2.60 2.72 2.60 2.56 2.68 1.85




5.82 6.96 8.86 7.53 5.96
5.42 7.34 9.35 7.17 4.93 8.04 6.24
5.20 9.81 10.42 7.23 7.35 8.30 8.10 5.86 5.14
6.97 6.52 7.88 6.97 7.08 9.51 8.00 6.22 7.72
9.47 4.66 6.41 7.05 11.07 7.64 8.86 5.59 7.85
4.65 6.27 9.97 6.83 8.12 9.62 9.94 6.84 5.12
4.18 5.41 10.17 6.27 5.82 8.18 8.69 6.50 4.55
6.41 7.89 6.14 6.66 7.23 8.36 6.51
4.53 4.47 9.19 6.84 7.70
8.58 4.54 4.62
wafer 14 kV1 ( T0)
6.62 2.94 5.13
3.62 3.91 7.40 4.64 4.17
3.80 3.77 5.08 4.44 3.48 4.43 4.26
4.35 4.77 9.02 4.81 6.08 4.93 7.36 3.76 4.22
4.99 3.15 4.00 5.51 5.51 5.93 4.97 3.79 4.92
7.53 3.11 5.16 5.58 9.91 5.22 6.31 3.21 6.82
3.68 3.64 5.73 5.61 6.05 7.05 6.48 3.70 3.84
3.60 3.41 8.35 4.18 3.28 4.73 7.08 3.71 3.51
5.15 5.28 2.86 3.36 4.27 4.92 4.48




6.66 6.52 8.41 6.70 6.14
6.83 8.43 9.53 9.96 5.27 7.30 5.77
4.20 6.45 9.77 7.17 8.19 8.38 8.41 6.12 5.41
5.97 5.35 8.91 7.27 7.19 7.83 6.87 5.82 6.49
6.81 7.91 7.27 10.22 13.60 8.92 9.23 9.47 7.83
6.78 5.42 6.66 11.35 8.16 9.44 9.76 7.17 7.13
4.39 5.03 9.34 8.46 8.15 8.38 10.69 5.94 5.07
5.20 5.78 5.91 8.21 8.27 6.82 6.05




4.15 3.78 6.79 3.29 4.17
4.34 3.50 5.90 5.78 3.04 4.97 3.67
3.17 3.12 7.78 4.91 5.23 6.30 7.02 3.37 3.72
4.84 3.09 5.80 5.64 5.78 6.38 5.25 3.08 4.33
5.57 3.97 5.26 6.63 12.12 5.61 5.20 5.35 6.99
4.93 2.81 5.24 7.17 6.11 6.85 5.73 4.21 4.57
3.61 2.81 7.30 5.40 5.84 5.42 9.58 3.98 4.07
4.24 3.81 3.38 4.59 4.12 3.78 3.82




5.10 7.26 9.78 4.76 3.09
4.54 4.61 5.63 6.76 5.84 4.23 5.07
4.77 5.19 9.20 7.25 6.78 6.40 9.52 5.58 3.22
4.67 4.75 7.38 7.27 6.18 6.39 6.91 3.66 3.59
7.60 5.84 7.71 9.26 12.05 5.75 5.99 4.52 6.29
5.45 5.82 5.37 6.67 5.88 6.56 3.43 4.52 5.82
4.03 4.77 12.56 4.52 5.81 4.85 8.58 4.77 4.27
1.57 5.47 3.25 3.91 3.79 3.75 6.14




5.12 7.23 9.99 4.74 3.07
4.54 4.48 5.60 6.73 5.79 4.13 5.06
4.80 5.11 9.16 7.22 6.70 6.36 9.55 5.56 3.24
4.68 4.75 7.37 7.16 6.17 6.38 6.88 3.62 3.59
7.64 5.82 7.62 9.26 12.03 5.71 5.93 4.48 6.30
5.47 5.75 5.36 6.61 5.87 6.48 3.37 4.51 5.82
4.06 4.71 12.70 4.52 5.72 4.71 8.61 4.77 4.28
1.57 5.46 3.24 3.89 3.79 3.78 6.15
1.91 7.95 9.19 6.51 6.10
7.08 4.64 4.91























































36.69 2.85 5.97 3.77 3.06
2.73 3.71 3.59 3.53 3.55 3.61 8.60
1.64 2.81 4.09 3.14 3.11 3.80 4.31 3.26 3.86
3.18 2.50 3.37 3.17 3.02 4.05 3.51 5.14 2.30
2.98 2.97 3.04 3.26 5.31 2.69 3.93 5.00 7.51
3.07 2.96 3.55 2.79 3.86 3.69 3.88 15.70 2.43
1.74 3.02 4.04 3.33 3.40 4.56 4.76 7.64 1.96
3.28 3.22 3.15 2.74 3.71 3.07 3.85




2.30 2.08 3.30 2.04 2.22
2.07 2.66 2.84 2.56 2.51 2.52 3.16
1.26 2.26 3.16 2.61 2.41 2.48 3.53 1.91 2.22
2.08 1.95 2.56 2.39 2.11 3.01 2.63 2.30 1.63
2.27 2.25 2.20 2.53 4.44 1.93 2.62 2.71 4.28
2.07 2.14 2.75 2.27 2.74 2.76 2.45 2.88 1.63
1.32 2.31 3.29 2.32 2.51 2.78 2.92 3.81 1.35
2.26 2.51 2.26 2.16 2.63 2.01 2.36




2.69 4.01 3.49 2.47 3.35
2.44 3.04 2.87 3.68 3.23 3.33 6005.00
2.51 3.09 3.64 3.70 2.89 5.06 3.60 3.27 2.94
2.17 3.14 2.61 4.06 4.04 3.47 3.35 3.68 4.25
2.37 2.35 3.16 3.62 4.37 2.62 3.38 6.21 52.81
2.81 2.56 3.22 3.39 3.38 3.33 3.01 2.83 4.82
2.49 2.13 4.04 3.08 3.10 3.39 5.19 10.57 2.24
3.09 2.73 3.22 2.78 2.63 4.53 2.74
2.51 2.02 8.05 2.91 2.38
2.77 3.14 2.55
wafer 14 kV3 ( T0)
1.35 2.14 2.86
1.92 2.18 2.67 1.80 2.22
1.80 2.18 2.11 2.60 2.19 2.24 3.71
1.78 2.34 2.85 2.54 2.03 3.26 2.82 1.73 1.85
1.73 2.27 1.97 3.18 3.08 2.41 2.51 2.08 1.93
1.84 1.64 2.41 2.53 3.62 1.87 2.30 2.28 5.25
1.94 1.94 2.63 2.48 2.38 2.31 2.11 2.12 2.77
1.81 1.54 3.41 2.52 2.28 2.40 3.60 3.43 1.46
2.20 2.05 2.29 1.90 1.90 2.34 1.82




2.57 3.25 3.97 3.02 33.95
3.65 3.08 2.43 3.51 2.68 8.57 3.50
3.05 2.81 4.25 2.87 3.59 5.19 4.08 2.80 5.98
3.65 3.82 3.17 3.60 3.89 3.66 3.82 3.07 3.38
6005.00 2.90 3.40 3.15 6004.00 3.24 3.24 3.67 6004.00
3.58 2.84 3.12 2.72 3.45 3.70 3.74 3.73 20.43
3.46 2.71 3.75 3.33 3.48 3.62 3.91 16.54 1.57
2.99 2.44 3.30 3.05 3.36 4.28 4.58




1.78 2.15 2.91 1.80 1.97
2.42 2.15 1.61 2.44 1.95 2.00 1.68
2.14 1.97 3.26 2.01 2.72 3.18 3.09 1.94 3.22
2.41 2.49 2.30 2.49 2.82 2.65 2.45 1.97 2.01
6007.00 2.00 2.34 2.20 6007.00 2.50 2.37 1.86 18.12
2.41 2.14 2.36 1.90 2.49 2.61 2.42 2.05 2.33
2.50 1.97 2.96 2.54 2.65 2.71 2.91 1.87 1.14
2.20 1.81 2.42 2.17 2.40 2.14 2.19




1.92 2.15 6005.00 2.12 1.59
1.83 2.27 2.17 2.22 2.01 1.93 1.75
2.01 1.98 3.56 3.02 2.13 2.54 6004.00 1.87 1.26
2.54 2.13 2.38 2.88 2.51 2.54 2.09 2.24 1.62
3.04 2.27 1.99 2.71 6005.00 2.54 2.06 1.98 4.01
2.42 2.09 2.40 2.45 2.20 2.49 2.40 1.93 1.34
2.74 2.06 6005.00 2.29 2.26 2.34 3.84 2.06 1.51
2.18 1.79 2.07 2.16 2.23 2.21 1.72




1.93 2.15 6007.00 2.12 1.58
1.82 2.27 2.17 2.22 2.01 1.93 1.75
2.01 1.98 3.56 3.01 2.13 2.54 6007.00 1.87 1.26
2.54 2.14 2.38 2.88 2.51 2.54 2.09 2.24 1.61
3.04 2.27 1.99 2.71 6007.00 2.54 2.06 1.98 4.03
2.42 2.10 2.41 2.45 2.20 2.49 2.40 1.94 1.34
2.74 2.06 6007.00 2.29 2.26 2.35 3.84 2.06 1.51
2.18 1.80 2.08 2.16 2.23 2.21 1.72
1.83 2.70 3.32 1.76 1.66
2.34 2.45 2.59
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w afer 8 CV1
2.42E+00 2.79E+00 2.59
2.739 3.00E+00 3.16E+00 2.89E+00 2.749
2.60E+00 2.96E+00 2.95E+00 2.856 3.09E+00 2.96E+00 2.73E+00
1.95 3.008 3.13E+00 2.835 2.767 2.974 2.91E+00 2.941 2.35E+00
2.205 2.98E+00 2.99E+00 3.12E+00 3.22E+00 3.37E+00 3.26E+00 3.167 2.893
2.13E+00 3.09E+00 3.18E+00 3.51E+00 3.42E+00 3.21E+00 3.40E+00 3.507 2.90E+00
1.86E+00 3.05E+00 3.33E+00 3.33E+00 3.075 2.918 3.144 3.586 3.02E+00
1.885 2.383 3.19E+00 3.288 3.22E+00 3.145 3.40E+00 3.36E+00 2.67E+00
1.988 2.921 3.13 3.446 3.31E+00 3.37E+00 3.16E+00
2.25E+00 2.82E+00 3.12E+00 3.07E+00 2.91E+00
2.01E+00 2.13E+00 2.29E+00
w afer 8 CV1(T0)
2.43E+00 2.80E+00 2.598
2.75 3.01E+00 3.17E+00 2.89E+00 2.749
2.61E+00 2.97E+00 2.96E+00 2.864 3.09E+00 2.97E+00 2.73E+00
1.963 3.016 3.13E+00 2.839 2.771 2.979 2.91E+00 2.941 2.35E+00
2.215 2.99E+00 3.00E+00 3.09E+00 3.19E+00 3.38E+00 3.26E+00 3.166 2.894
2.14E+00 3.10E+00 3.18E+00 3.47E+00 3.39E+00 3.20E+00 3.40E+00 3.507 2.90E+00
1.87E+00 3.06E+00 3.33E+00 3.33E+00 3.069 2.921 3.144 3.583 3.01E+00
1.902 2.385 3.19E+00 3.292 3.23E+00 3.147 3.40E+00 3.36E+00 2.67E+00
1.999 2.923 3.13 3.446 3.31E+00 3.37E+00 3.16E+00
2.26E+00 2.82E+00 3.12E+00 3.07E+00 2.91E+00
2.04E+00 2.15E+00 2.30E+00
w afer 9 CV1
2.60E+00 2.75E+00 2.401
2.86 3.04E+00 3.15E+00 3.01E+00 2.822
2.93E+00 3.17E+00 3.06E+00 2.931 3.41E+00 2.94E+00 2.71E+00
2.013 3.091 3.28E+00 2.789 2.786 2.865 2.94E+00 2.841 2.36E+00
2.498 3.04E+00 3.30E+00 3.04E+00 3.05E+00 3.20E+00 2.98E+00 3 2.553
2.20E+00 2.94E+00 3.11E+00 3.12E+00 3.19E+00 2.91E+00 2.74E+00 3.092 2.80E+00
1.90E+00 2.99E+00 2.93E+00 3.00E+00 2.746 2.84 2.678 3.087 2.72E+00
1.807 2.504 2.93E+00 2.795 2.71E+00 2.545 3.03E+00 3.08E+00 2.32E+00
1.921 2.771 2.973 3.059 2.95E+00 3.00E+00 2.87E+00
2.29E+00 2.64E+00 2.78E+00 2.77E+00 2.44E+00
1.90E+00 1.98E+00 1.87E+00
w afer 9 CV1 ( T0)
2.627 2.761 2.417
2.88 3.044 3.137 2.988 2.803
2.938 3.171 3.023 2.863 3.287 2.905 2.73
2.027 3.091 3.255 2.706 2.712 2.785 2.901 2.842 2.385
2.516 3.045 3.262 2.959 2.967 3.134 2.947 3.003 2.579
2.223 2.953 3.076 3.043 3.051 2.866 2.714 3.091 2.802
1.922 2.999 2.913 2.921 2.693 2.784 2.657 3.096 2.751
1.835 2.518 2.923 2.757 2.658 2.526 3.022 3.09 2.368
1.941 2.782 2.975 3.055 2.948 3.007 2.883
2.321 2.657 2.784 2.776 2.479
1.932 2.016 1.902
w afer 14 CV1
1217000000 871300000 3.894
2949000000 2644000000 1180000000 2072000000 1631000000
6971000000 2396000000 7668000000 1111000000 1022000000 1128000000 1475000000
807100000 1345000000 1.278E+10 1.534E+10 1917000000 2949000000 798700000 2738000000 5477000000
4.567 1128000000 737300000 3834000000 540000000 19170000000 2396000000 751700000 1300000000
536200000 7.668E+10 1503000000 995800000 528800000 902100000 1345000000 3651000000 1966000000
5.761 1631000000 476300000 833400000 6971000000 983000000 1475000000 1503000000 1631000000
3.173 6.071 2738000000 2396000000 8520000000 2255000000 1870000000 3334000000 4.501
1917000000 1.917E+10 8520000000 4260000000 1870000000 4036000000 2072000000




5.482 6.165 6.448 6.176 5.527
5.353 6.236 5.562 5.055 5.25 6.293 5.155
4.277 5.983 6.184 4.393 4.771 4.755 5 6.113 4.057
4.236 6.382 5.482 5.547 5.197 4.544 5.161 6.409 4.835
4.141 6.623 5.735 5.24 5.268 4.64 5.321 6.417 5.067
3.894 6.335 6.555 6.098 5.509 5.272 5.426 6.942 5.108
2.959 5.744 6.881 6.531 6.227 6.054 6.391 6.83 4.257
4.093 6.216 6.835 7.687 7.489 6.862 5.859




3.793 4.255 2.848 2.53 2.578
5.619 2.778 4.359 3.072 3.168 2.569 2.288
2.853 2.96 2.732 3.188 3.619 3.89 4.034 2.32 2.092
2.126 2.644 3.128 3.897 3.742 3.733 3.236 2.506 2.244
2.187 2.628 2324000000 3.939 4.075 3.463 2.853 2.527 2.244
1.907 2.465 3.062 3.644 3.725 3.268 2.993 2.41 2.194
1.696 2.205 2.444 2.864 3.174 3.194 2.718 2.415 2.124
1.841 2.304 2.494 2.586 2.465 2.441 2.262
1.972 2.368 2.338 2.267 2.247
1.847 1.956 1.764
Wafer 20 CV1 (T0)
2.41 2.375 2.11
2.297 2.365 2.601 2.379 2.299
2.359 2.363 2.553 2.566 2.784 2.466 2.276
2.046 2.395 2.473 2.794 2.733 3 2.614 2.305 2.09
1.997 2.422 2.699 3.399 3.121 3.214 3.005 2.491 2.241
2.05 2.368 451000000 3.321 3.55 3.15 2.742 2.516 2.247
1.832 2.251 2.647 2.896 3.117 2.93 2.885 2.402 2.202
1.68 2.103 2.307 2.628 2.783 2.938 2.671 2.412 2.144
1.789 2.219 2.417 2.512 2.422 2.426 2.262




852000000 759200000 6971000000 15340000000 2556000000
10.27 1667000000 127800000 4938 25560000000 1022000000 1369000000
1.574 553.9 2.322 18.85 2258000 201800000 2738000000 3651000000 1743000000
1.741 737300000 842.5 24.38 12660 6340000 2168000 2.556E+10 2.235
1.895 2644000000 34740000 1089 43.9 17.33 13530 2949000000 1917000000
1.667 1917000000 737300000 182.9 1849000 2680 3244000 618400000 2396000000
1.432 507800000 3067000000 2072000000 946600000 18700000 3067000000 751700000 1.673
1369000000 2949000000 737300000 644300000 902100000 585300000 1704000000




1.837 1.996 2.099 2.25 2.069
1.886 2.033 1.972 2.02 2.219 2.265 2.282
1.534 2.02 1.971 1.984 2.133 2.14 2.171 2.447 1.753
1.685 2.07 2.017 2.099 2.116 2.198 2.141 2.347 2.115
1.812 2.159 2.154 2.125 2.229 2.214 2.115 690800000 2.296
1.633 2.046 2.04 2.078 2.099 2.244 2.184 2.658 2.167
1.418 2.016 2.025 2.059 2.25 2.149 2.355 2.745 1.645
1.844 2.026 2.258 2.221 2.173 2.492 2.181
1.911 2.113 2.102 2.308 1.676
1.571 1.522 1.53





















































w afer 8 CV1
2.00E+00 1.96E+00 1.935
2.271 2.13E+00 2.16E+00 2.07E+00 1.996
1.98E+00 2.16E+00 2.34E+00 2.456 2.36E+00 2.15E+00 2.03E+00
2.04 2.041 2.26E+00 2.539 2.582 2.595 2.37E+00 2.122 1.96E+00
2.087 2.11E+00 2.36E+00 2.55E+00 2.61E+00 2.67E+00 2.50E+00 2.21 2.024
2.04E+00 2.12E+00 2.43E+00 2.59E+00 2.60E+00 2.63E+00 2.54E+00 2.259 2.03E+00
2.00E+00 2.12E+00 2.41E+00 2.59E+00 2.573 2.588 2.468 2.232 2.03E+00
2.187 1.993 2.18E+00 2.322 2.47E+00 2.445 2.30E+00 2.10E+00 2.02E+00
2.086 2.07 2.161 2.212 2.22E+00 2.12E+00 2.01E+00
2.21E+00 2.42E+00 2.60E+00 2.16E+00 2.11E+00
2.29E+00 2.32E+00 2.29E+00
w afer 8 CV1(T0)
2.00E+00 1.96E+00 1.936
2.248 2.13E+00 2.16E+00 2.07E+00 1.992
1.97E+00 2.15E+00 2.33E+00 2.456 2.35E+00 2.15E+00 2.03E+00
2.036 2.034 2.25E+00 2.534 2.583 2.596 2.36E+00 2.117 1.96E+00
2.073 2.10E+00 2.35E+00 2.55E+00 2.62E+00 2.67E+00 2.49E+00 2.201 2.024
2.03E+00 2.11E+00 2.42E+00 2.60E+00 2.60E+00 2.63E+00 2.52E+00 2.245 2.03E+00
2.00E+00 2.10E+00 2.39E+00 2.58E+00 2.58 2.588 2.46 2.224 2.03E+00
2.198 1.98 2.17E+00 2.311 2.46E+00 2.437 2.29E+00 2.10E+00 2.02E+00
2.081 2.057 2.151 2.203 2.21E+00 2.11E+00 2.00E+00
2.21E+00 2.43E+00 2.61E+00 2.16E+00 2.12E+00
2.31E+00 2.34E+00 2.31E+00
w afer 9 CV1
4.01E+00 1.79E+03 1558
20560 2.61E+04 1.31E+04 6.42E+05 7943000
2.62E+03 1.78E+03 6.27E+00 4.485 9.11E+03 5.10E+04 1.64E+05
2.351 29.44 4.03E+00 2.896 2.998 4.028 2.39E+01 221.3 7.88E+06
430.2 3.76E+00 3.01E+00 2.85E+00 2.96E+00 3.07E+00 3.35E+00 2033000 8809000
5.03E+02 6.65E+00 2.63E+00 2.81E+00 2.98E+00 3.18E+00 5.55E+00 4.931 2.22E+05
2.18E+00 4.56E+00 2.79E+00 2.83E+00 2.975 3.054 4.601 1781000 2.19E+07
2.462 319.2 6.64E+02 4.427 4.03E+00 3.001 8.46E+02 1.83E+06 3.35E+02
2.466 11.06 270.3 23.72 5.29E+00 2.74E+03 4.12E+02
2.25E+00 4.21E+00 2.86E+00 3.29E+00 2.46E+00
2.44E+00 2.29E+00 2.27E+00
w afer 9 CV1 ( T0)
1.751 1.798 1.74
1.849 1.914 1.938 1.923 1.859
1.817 1.933 2.067 2.16 2.123 1.985 1.88
1.857 1.859 2.085 2.31 2.381 2.364 2.172 1.982 1.806
1.764 1.898 2.143 2.337 2.412 2.492 2.301 2.079 1.881
1.688 1.904 2.144 2.338 2.416 2.466 2.342 2.099 1.91
1.784 1.927 2.087 2.321 2.395 2.444 2.286 2.059 1.864
2.181 1.837 1.985 2.132 2.271 2.237 2.124 1.979 1.916
2.097 1.869 2.034 2.089 2.044 1.982 1.851
1.992 2.187 2.48 2.364 2.191
1.866 1.804 1.919
w afer 14 CV1
2.694 2.815 638.6
4.493 3.017 3.139 3.241 29.04
2.603 2.845 3.114 3.524 5.647 9.586 3.109
2.781 2.669 2.937 3.364 3.448 3.457 3.549 27940 2.969
2.514 2.71 3.012 3.31 3.43 3.468 3.453 3.403 3.019
2.388 2.67 2.984 3.234 3.36 3.496 3.473 5.911 2.957
2.485 2.536 3.541 3.32 3.363 3.575 4.031 3.211 2.871
2.673 2.444 2.742 2.991 3.23 3.366 3.72 3.123 2.713
2.742 2.544 3.365 3.044 3.043 4.142 2.781




2.067 2.281 2.277 2.282 2.046
2.014 2.157 2.31 2.705 2.371 2.211 2.072
2.264 2.043 2.271 2.606 2.658 2.613 2.443 2.267 2.172
2.061 2.107 2.378 2.638 2.702 2.69 2.597 2.349 2.098
1.962 2.107 2.37 2.581 2.688 2.704 2.632 2.341 2.094
2.045 2.028 2.278 2.519 2.644 2.799 2.552 2.315 2.09
2.241 1.981 2.185 2.356 2.505 2.566 2.369 2.246 2.227
2.231 2.001 2.166 2.327 2.323 2.204 2.08




15480 1582000 18330000 3258000 8373000
13780000 2.97 18860 17820 8197000 5726000 15760000
2.83 56420 8.493 3.267 5.1 3.441 3204000 1317000 25330
2.782 50.18 3.266 3.223 3.397 3.448 3.482 18860 243700
2.758 95510 3.755 3.23 3.354 3.418 80260 693000 3672000
2.765 349100 8.964 3.257 3.341 3.363 5.257 2652000 258400
2.605 5.795 6.95 3.499 5.357 3.957 38970 463200 2.464
2.816 74230 466800 5.736 68560 1223 8.082
2.521 3.022 3.224 4.262 2.621
2.854 2.861 2.644
Wafer 20 CV1 (T0)
2.086 2.02 1.948
2.107 2.211 2.191 2.249 2.046
2.043 2.252 2.339 2.472 2.449 2.231 2.056
2.354 2.165 2.26 2.55 2.594 2.633 2.391 2.155 2.024
2.291 2.191 2.636 2.585 2.695 2.721 2.822 2.22 2.075
2.245 2.226 2.396 2.616 2.592 2.725 2.544 2.265 2.077
2.252 2.128 2.417 2.602 2.627 2.631 2.511 2.27 2.046
2.212 2.028 2.244 2.401 2.557 2.479 2.336 2.165 2.2
2.355 2.063 2.221 2.267 2.237 2.139 2.031




7668000000 1257000000 4407 305400 12780000000
6260000 9868000 2556000000 6.435 983000000 2556000000 1.095E+10
2247 807400 2.422 1038000 2.973 490.7 6623 3485000000 76680000000
832.5 3183000 12350000 2.726 5.21 3.181 2300 3651000000 1278000000
2081 365100000 4.3 4.836 3.172 4.347 2235000 35000 1783000000
3.834 423600000 79510 5.176 2.95 9.039 12.87 67.7 2644000000
6.32 5477000000 21440 79590 2949000000 7.513 568000000 714.6 119800000
3.192 56540 43370000 10.02 4792000000 4510000000 1.917E+10




2.065 2.049 2.068 2.048 1.976
1.977 2.04 2.112 2.269 2.357 2.083 2.042
2.682 2.025 1.982 2.186 2.281 2.294 2.139 2.092 2.054
2.5 1.991 1.991 2.17 2.255 2.332 2.213 2.133 2.11
2.559 2.153 2.112 2.178 2.266 2.301 2.211 2.149 2.035
2.454 2.009 1.985 2.228 2.302 2.285 2.247 2.155 2.043
3.45 1.923 2.001 2.052 2.179 2.172 2.155 2.079 2.216
2.321 1.85 2.038 2.078 2.071 2.003 1.959
2.4 2.66 2.664 1.979 2.301
2.887 3.279 2.91


















































w afer 8 CV1
2.11E+00 1.91E+00 1.876
1.912 2.10E+00 2.19E+00 2.13E+00 2.038
1.90E+00 2.10E+00 2.30E+00 2.382 2.36E+00 2.25E+00 2.06E+00
2.101 1.987 2.23E+00 2.459 2.516 2.57 2.43E+00 2.223 1.94E+00
2.3 2.06E+00 2.32E+00 2.44E+00 2.51E+00 2.65E+00 2.48E+00 2.336 1.992
2.27E+00 2.08E+00 2.37E+00 2.46E+00 2.47E+00 2.59E+00 2.56E+00 2.38 2.02E+00
2.10E+00 2.01E+00 2.33E+00 2.57E+00 2.521 2.56 2.522 2.357 1.99E+00
2.086 2.025 2.15E+00 2.346 2.48E+00 2.531 2.42E+00 2.24E+00 2.23E+00
2.142 2.213 2.137 2.229 2.26E+00 2.19E+00 2.07E+00
2.21E+00 2.43E+00 2.65E+00 2.83E+00 2.58E+00
2.08E+00 2.28E+00 2.31E+00
w afer 8 CV1(T0)
2.10E+00 1.89E+00 1.861
1.897 2.08E+00 2.17E+00 2.12E+00 2.02
1.89E+00 2.08E+00 2.28E+00 2.366 2.34E+00 2.23E+00 2.05E+00
2.1 1.974 2.22E+00 2.441 2.499 2.549 2.41E+00 2.209 1.92E+00
2.298 2.05E+00 2.30E+00 2.42E+00 2.50E+00 2.63E+00 2.46E+00 2.321 1.973
2.27E+00 2.07E+00 2.36E+00 2.44E+00 2.45E+00 2.57E+00 2.54E+00 2.361 2.00E+00
2.10E+00 1.99E+00 2.31E+00 2.55E+00 2.504 2.541 2.51 2.341 1.97E+00
2.088 2.014 2.14E+00 2.329 2.46E+00 2.516 2.40E+00 2.23E+00 2.22E+00
2.137 2.202 2.122 2.213 2.25E+00 2.17E+00 2.05E+00
2.20E+00 2.43E+00 2.64E+00 2.82E+00 2.57E+00
2.08E+00 2.27E+00 2.32E+00
w afer 9 CV1
2.78E+00 2.74E+09 2.702
37960000 9.96E+08 4.92E+08 1.37E+08 62440000
2.54E+00 7.28E+06 2.99E+00 5.729 1.93E+07 3.33E+00 6.79E+08
2.382 113700 2.82E+00 154100 18.44 3.27 3.36E+00 5.11E+08 2.83E+00
2.626 1.08E+04 2.84E+00 3.05E+00 3.19E+00 1.75E+05 3.36E+00 3.613 59260000
2.52E+00 2.70E+00 5.70E+00 3.03E+00 3.20E+00 3.31E+00 6.15E+01 4533000 7.44E+08
2.38E+00 5.20E+02 3.52E+00 3.02E+00 3.096 3.714 3.364 3.572 4.70E+08
2.497 2.767 5.38E+00 2.986 3.10E+00 3.191 3.27E+00 6.03E+04 2.97E+00
2.536 3.25 5.376 2.95 3.14E+00 3.89E+05 1.97E+07
2.54E+00 2.88E+00 3.15E+00 3.06E+00 2.72E+00
2.71E+00 2.70E+00 2.64E+00
w afer 9 CV1 ( T0)
2.051 1.725 1.709
1.74 1.915 1.969 1.945 1.881
1.817 1.956 2.048 2.122 2.138 1.994 1.902
1.883 1.841 2.045 2.291 2.318 2.297 2.141 2.022 1.767
2.055 1.933 2.108 2.295 2.361 2.425 2.267 2.15 1.925
1.962 1.985 2.158 2.286 2.374 2.421 2.343 2.161 1.943
1.884 1.928 2.145 2.271 2.318 2.438 2.309 2.157 1.867
2.017 2.107 2.044 2.207 2.274 2.29 2.227 2.06 2.216
1.99 2.42 2.084 2.107 2.129 2.071 1.979
2.01 2.176 2.404 2.312 2.044
2.084 2.094 2.001
w afer 14 CV1
2672000 2.881 393200000
1951000 961600 288300000 3.125 3.256
112100000 3.063 63430 3.259 5.95 1144000000 18300000
3.058 5.12 2.999 3.728 14.98 6.644 220000 44300000 3.064
2.803 2.78 586.6 3.138 3.628 3.736 100100000 238900000 13760000
2.767 19230 3.005 3.089 4.514 3.532 3.577 18720000 3.286
2.887 18.06 18.43 3.973 3.359 3.435 3.474 237600 287200000
2.72 3.199 2.919 3.117 3.255 5.512 3.514 1189000 101500
2.675 9.946 2.905 3.146 3.234 3.301 2.894




1.907 2.016 2.037 1.993 2.112
1.858 2.06 2.149 2.259 2.214 2.084 1.981
2.313 1.979 2.131 2.335 2.464 2.463 2.345 2.129 1.917
2.144 2.031 2.211 2.373 2.48 2.518 2.403 2.174 2.012
2.122 2.044 2.245 2.36 2.431 2.571 2.457 2.251 2.029
2.216 2.002 2.232 2.371 2.408 2.541 2.433 2.248 2.007
2.163 1.904 2.146 2.292 2.403 2.474 2.393 2.228 1.955
2.089 2.024 2.095 2.247 2.287 2.196 2.033




5981 8455 3.225 2005000 8648000
2.813 3.814 6.668 3.229 3.343 26530000 3.198
2.789 2.838 3.018 3.26 3.452 3.452 3.463 9591000 2.908
3.044 9807 3.08 4.513 3.389 26.96 3.492 412000 3.037
2.982 2.979 10.75 3.345 3.298 3.513 3.654 3.496 3.022
2.878 5.752 12.71 8452 3.435 3.506 10580 199000 2.95
2.619 2.65 23540 4.22 3.313 36620 3.401 337200 2.78
2.769 2.769 1672 8.398 5.844 3.183 2.927
2.685 3.132 3.312 3.502 3.199
2.846 2.822 2.855
Wafer 20 CV1 (T0)
1.993 1.961 1.909
1.965 2.084 2.11 2.084 2.02
1.998 2.099 2.178 2.281 2.241 2.133 2.044
2.208 2.054 2.186 2.419 2.519 2.484 2.319 2.203 2.017
2.345 2.079 2.283 2.504 2.553 2.627 2.467 2.252 2.099
2.304 2.096 2.308 2.484 2.534 2.637 2.547 2.326 2.127
2.259 2.075 2.381 2.504 2.621 2.613 2.527 2.326 2.095
2.146 1.977 2.176 2.339 2.448 2.521 2.389 2.212 2.15
2.187 2.025 2.187 2.263 2.298 2.217 2.095




3485000000 2.41 2.383 2.398 38340000000
21100 2.373 9.117 2.461 2.477 4036000000 2.425
5201 70870000 2.346 8747 2.673 2.745 2.533 2.525 1826000000
6.566 2.42 2.396 2.535 2.666 2.775 2.657 4500000 10950000000
8.343 2.43 2.502 2.514 2.621 599.2 2.713 2.711 397300000
6.714 2.384 2.477 2.57 2.623 2.759 53470000 2.593 2.999
6.315 2.324 2.462 2.497 2.549 2.689 2.628 2.714 1278000000
4.24 2.361 15200 2.542 2.708 1036000000 1966000000




1.854 1.858 1.842 1.848 1.927
1.798 1.84 1.836 1.89 1.888 1.835 1.857
2.188 1.856 1.839 1.986 2.015 2.037 1.928 1.903 1.956
2.163 1.864 1.869 1.962 2.015 2.09 2 1.926 2.046
2.12 1.887 1.949 1.963 2.014 2.084 2.04 1.978 2.009
2.204 1.865 1.923 1.971 2.008 2.076 2.031 1.966 1.998
2.296 1.824 1.91 1.939 1.965 2.04 1.999 2.011 2.222
2.236 1.821 1.889 1.953 2.042 2.083 2.086
2.43 2.524 2.554 2.526 2.587
2.226 2.39 2.441















                              XRUMP Fitted RBS 



































































































































































































































































































                              SIMNRA Fitted RBS 













































370 380 390 400 410 420 430 440 450 460 470 480 490 500

































370 380 390 400 410 420 430 440 450 460 470 480 490 500
 Energy [keV]  
 
 
10Å annealed @ 350°C 
10Å annealed @ 150°C 
10Å annealed @ 250°C 
































370 380 390 400 410 420 430 440 450 460 470 480 490 500































370 380 390 400 410 420 430 440 450 460 470 480 490 500
 Energy [keV]  
 
10Å annealed @ 350°C 
10Å annealed @ 450°C 






































370 380 390 400 410 420 430 440 450 460 470 480 490














10Å annealed @ 550°C 

































370 380 390 400 410 420 430 440 450 460 470 480 490 500






























370 380 390 400 410 420 430 440 450 460 470 480 490 500




20Å annealed @ 150°C 
20Å annealed @ 250°C 
































370 380 390 400 410 420 430 440 450 460 470 480 490 500





































370 380 390 400 410 420 430 440 450 460 470 480 490
 Energy [keV]  
 
20Å annealed @ 350°C 
20Å annealed @ 450°C 































370 380 390 400 410 420 430 440 450 460 470 480 490 500













20Å annealed @ 550°C 



































370 380 390 400 410 420 430 440 450 460 470 480 490 500































370 380 390 400 410 420 430 440 450 460 470 480 490 500
 Energy [keV]  
 
 
30Å annealed @ 150°C 
30Å annealed @ 250°C 
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370 380 390 400 410 420 430 440 450 460 470 480 490 500
 Energy [keV]  
 
 
30Å annealed @ 450°C 
30Å annealed @ 350°C 































370 380 390 400 410 420 430 440 450 460 470 480 490 500
 Energy [keV]  
 
30Å annealed @ 550°C 
